

Introduction

①

www.aktutor.in

* Engineering: Engineering is the science of transforming knowledge in physics, chemistry and mathematics into products & systems.

* Electronics: The branch of Engineering which deals with current conduction through a vacuum, gas & semiconductor is known as electronics.

* Electronic device: The device in which current flows through a vacuum, gas & semiconductor is called electronic device.

* Applications of electronics & Importance of electronics

① Rectification ② Amplification ③ Conversion of light into electricity ④ Conversion of electricity into light etc

* Structure of Solids:

Solid material or matter consists of atoms & molecules.

* Atomic Structure:

The atoms are the building blocks of all matter. An atom consists of a central nucleus of positive charge around which small negatively charged particles called electrons revolve in different paths or orbits.

Nucleus consists of protons & neutrons. A proton is a positively charged particle, while the neutron has no charge.

Note: ① Matter is also known as material.

- ② Four states of matter are solid, liquid, gas & plasma.
- ③ An atom is the smallest unit consists of proton, neutron & electron.
- ④ A molecule is formed when two or more atoms join together chemically.
- ⑤ A compound is a molecule that contains at least two different elements.
- ⑥ An atom or molecule with a net electric charge due to the loss or gain of one or more electrons, is ion.
- ⑦ A minute portion of matter is particle or a particle is a small piece of anything.

Ex: ① Atoms are particles for matter

② protons, neutrons & electrons are particles of an atom.

$$\text{⑧ Mass of the proton} = \text{Mass of the neutron} = 1.672 \times 10^{-27} \text{ kg}$$

$$\text{⑨ Mass of electron} = 9.1 \times 10^{-31} \text{ kg}$$

$$\text{⑩ Charge of an electron} = 1.602 \times 10^{-19} \text{ C}$$

- ⑪ Some basic arrangement of atoms is repeated throughout the entire solid material is called crystal lattice. Such solids are called crystalline solids.

③

• Solid materials which do not have crystalline structure are called non-crystalline @ amorphous solids.


Ex: All metals & elements like Silicon & Germanium are crystalline materials.

Wood, Plastic, Paper, glass etc are amorphous materials

⑫ ^(Atomic mass) Atomic weight = no of Protons + no of neutrons.

Atomic number = no of Protons @ electrons in an atom.

⑬ In a normal atom the number of Protons = no of electrons. (Atom is neutral)



Structure of an atom.

⑭ The electrons in an atom revolve around the nucleus in different orbits @ paths. The number and arrangement of electrons in any orbit is determined by the following rules:

Rules:


(i) The number of electrons in any orbit = $2n^2$.

n → number of the orbit.

First orbit contains $2 \times 1^2 = 2$ electrons etc

(4)

- (ii) The last orbit cannot have more than 8 electrons.
 (iii) The last but one orbit cannot have more than 18 electrons.



* Energy of an electron:

An electron moving around the nucleus possesses two types of energies viz. kinetic energy due to its motion & potential energy due to the charge on the nucleus. The total energy of the electron is the sum of these two energies.

The energy of an electron increases as its distance from the nucleus increases. The electron in the last orbit possesses very high energy as compared to the electrons in the inner orbits.

* Electron orbits:

The orbits are represented by the letters K, L, M, N, etc. counted from the nucleus to outwards. Sometimes K, L, M, N etc. are also designated as 1, 2, 3, 4 etc.

* Distribution of electrons in atoms

→ Atomic number of boron is 5.

It has 5 protons & 5 electrons.

Two electrons occupy the K-shell, which is then said to be completely filled. The other 3 electrons occupy the L-shell as shown in fig ①

→ Atomic number of Silicon is 14.




Fig ①: Boron (B)




Fig ②: Silicon (Si)




Fig ③: Germanium (Ge)

It has 14 protons and 14 electrons.

2 electrons occupy the K-shell, 8 in L-shell & 4 in the M-shell as shown in fig ②.

→ Atomic number of Germanium is 32.

It has 32 protons and 32 electrons.

2 electrons occupy the K-shell, 8 in L-shell, 18 in M-shell and 4 in N-shell as shown in fig ③

Note:

① Each electron orbit (main shell) in an atom consists of no of sub-orbitals @ sub-shells. The no of sub-orbitals is equal to the no of its principal quantum no (n).

Ex: K-shell → 1 sub-orbit
 L-shell (n=2) → 2 sub-orbitals
 M-shell (n=3) → 3 sub-orbitals etc

* Energy possessed by an electron in the orbit

→ Some energy is emitted by an electron, when it moves from a higher orbit to a lower orbit.

→ Similarly, some energy is absorbed by an electron, when it moves from a lower orbit to a higher orbit.

→ The amount of energy emitted (or absorbed) is,

$$W_2 - W_1 = hf \text{ Joules}$$

where,

W_1 → Energy of the initial orbit

W_2 → Energy of the final orbit.

h → Planck's constant = 6.626×10^{-34} J s

f → frequency of radiation.

→ The total energy (both kinetic and potential) possessed by an electron, when it revolves in the n^{th} orbit of an atom, with atomic number Z , is,

$$W_n = -21.76 \times 10^{-19} \frac{Z^2}{n^2} \text{ Joules}$$

→ Energy of an electron (in electron volts) is,

$$E_n = \frac{-21.76 \times 10^{-19}}{1.6 \times 10^{-19}} \frac{Z^2}{n^2} = -13.6 \times \frac{Z^2}{n^2} \text{ eV}$$

Smaller unit of energy is electron volt,

$$1 \text{ eV} = 1.602 \times 10^{-19} \text{ Joules}$$

* Energy levels & Energy level diagram:

→ Electrons can occupy only certain orbital shells

⊙ shells at fixed distances from the nucleus.

→ The electrons in the outer shell determine the

Electrical and chemical properties of a material.

- The closer an electron is to the nucleus, the stronger are the forces that bind it to the atom.
- Each shell has an energy level associated with it that represents the amount of energy required to extract an electron from the atom.
- Least amount of energy is required to extract the electrons from valence shells.
- Greatest energy is required to extract the electron from the orbits which are closest to the nucleus.
- The diagram in which we plot the energies corresponding to K, L, M, ... etc shells is known as Energy level diagram (Fig. 1)




Fig. 1: Energy level diagram

→ When the electron is present in the first orbit ($n=1$), it is said to be in its normal or ground state.

→ If the electron is present in the higher orbits, it is said to be in the excited state.

Note:

- ① Interatomic bonds: The bond formed between the atoms in the solid (interatomic forces) is called Interatomic bond.

- ② Ionic bond: The bond formed between two oppositely charged ions, which are produced by the transfer of electrons from one atom to another, is called ionic bond.
- ③ Electrovalent bond.

④ Covalent Bond: The bond which is formed by the sharing of electrons between two atoms, is called covalent bond.




Fig: Formation of covalent bond in silicon crystal




Fig: Covalent bond in silicon structure

④ Metallic bond:

In metal atoms, the electrons in the outer most shell are loosely held by their nucleus. So electrons in the outer shell require a very small amount of energy to detach themselves from their nuclei. At room temp, all the metal atoms lose their outermost shell electrons, which form an electron cloud @ common pool of electrons. These electrons have a freedom to move any where within the crystal. The atoms, after losing their outermost shell electrons, acquire positive charges and become positive ions. The electrostatic force of attraction btw the electron cloud and positive ions forms a bond. Known as metallic bond. (It takes place in metals only)




Fig: Metallic bond

⑤ Energy bands:

→ The energy levels form continuous bands of allowed energy, which the electrons may occupy.




Fig: Energy level diagram

→ Each band consists of a large number of very closely spaced discrete energy levels. (The range of energies possessed by an electron in a solid is known as energy band)

* Valence electrons :

The electrons in the outermost orbit of an atom are known as valence electrons.

* Free electrons :

The valence electrons which are very loosely attached to the nucleus are known as free electrons.

The free electrons can be easily removed & detached by applying a small amount of external energy.

* Classification of Solids (Materials) :

Based on electrical properties, materials are generally classified into conductors, insulators and semiconductors.

① Conductor : Metal

→ No. of valence electrons of an atom is less than 4.

Ex: Sodium, Magnesium, Aluminium etc.


→ Large no. of free electrons exist.

→ When P.d is applied across a conductor, the free electrons move towards the positive polarity of supply constituting electric current.

→ Positive temperature coefficient of resistance.

→ Conduction & valence bands overlap.

→ Resistance is in the order of $10^{-6} \Omega$.



② Insulators: (Non-metal) (Dielectric materials)

→ No of valence electrons of an atom is more than 4.

Ex: Nitrogen, Sulphur, Neon etc

→ Insulator has practically no free electrons at ordinary temperature.

→ Conduction and valence bands are separated by a wide energy gap ($\approx 15\text{eV}$)

→ have very high resistivity ($10^{14}\Omega$) & low conductivity.

→ If temperature is raised, some of the valence electrons may acquire energy and jump into the conduction band. & hence resistivity decreases. (negative temperature coefficient)

③ Semiconductors:

→ No of valence electrons of an atom is 4.

Ex: Carbon, Silicon, Germanium etc

→ Very few electrons at room temperature

→ Very small energy gap ($\approx 1\text{eV}$)

→ Resistivity is of the order 10^4 to $0.5\Omega\text{m}$. (var)

→ Conductivity & resistivity lies btw insulators & conductors.

→ Small amount of energy is required to free the electrons by moving them from the valence band into the conduction band.

→ behave like insulators at 0K (no electrons in the conduction band). However at room temp, a significant

No of electrons are available in the conduction band.
 → Semiconductors also have negative temperature coefficient of resistance.

Note:


① Voltage Source


There are two types of Voltage sources, namely,

(i) Direct Voltage source (ii) Alternating Voltage source.

Ex: Cell, dc generator

Ex: AC generator.

Symbol: 

Symbol: 

② Current Source



③ Electric current: The movement of electric charge is called an electric current, denoted by I (A)
 The conventional current flow is opposite to electron flow.

④ Passive elements

(i) Resistance (Ω)



(ii) Capacitance (F)

(iii) Inductance H

⑤ Conductance, $G = \frac{1}{R}$ Siemens (S) @ mho

Conductivity, $\sigma = \frac{1}{\rho}$ (S/m) @ $(\Omega^{-1}m)$

⑥ Open and Short circuits



⑦ Kirchhoff's laws:

① Kirchhoff's current law (KCL):

"In any network, the algebraic sum of currents at any junction is zero"


② Kirchhoff's voltage law:

"In any network, the sum of all the voltages around a closed path (or a loop) is zero"

Types of Semiconductors

- ① Intrinsic
- ② Extrinsic

① Intrinsic: A semiconductor which is in its extremely pure form is known as an intrinsic or pure semiconductor.



Two dimensional representation of a silicon or a germanium

→ At 0K @ 273°C (Absolute zero temperature)

All the valence electrons are tightly held by the parent atoms, therefore they cannot conduct electricity.

→ At 27°C @ 300K (Room temperature)

Some of the covalent bonds are broken, the electrons are free to move within the crystal. & hence vacancies (holes) are created, therefore they conduct current.

② Extrinsic: The semiconductors which are obtained by adding a certain amount of desired impurity atoms to pure semiconductor are called Extrinsic Semiconductors

Depending upon the type of impurity added, extrinsic semiconductors are classified into.

(i) n-type (ii) p-type

(i) n-type: The semiconductors which are obtained by adding pentavalent atoms (i.e. atoms containing 5 valence electrons) are known as n-type semiconductors

Ex of pentavalent impurities are arsenic^(As), antimony (Sb), Phosphorus (P), & Bismuth (Bi) [Donors]

(ii) p-type: The semiconductors which are obtained by adding trivalent impurity atoms (i.e. atoms containing 3 valence electrons) are known as p-type semiconductors

Ex of trivalent impurities are gallium (Ga), indium (In), aluminium (Al), Boron (B) etc [Acceptors]

Note:

- ① In an n-type material, the electron is called the Majority carrier and the hole the Minority carrier.
- ② In a p-type material, the hole is the Majority carrier and the electron is the Minority carrier.
- ③ The current produced due to drifting of free electrons is called drift current (When voltage is applied)
- ④ The current produced due to diffusion (Charge carriers move from high charge density to the low carrier (charge) density) is called diffusion current (Without voltage)
- ⑤ The process of adding impurity atoms to a pure semiconductor is called doping.
- ⑥ The impurity atoms added to pure semiconductor are called dopants

Si	Ge
① Barrier voltage at 25°C is 0.7V	① Barrier voltage at 25°C is 0.3V.
② The forward <u>V_{Tf}</u> drop is 0.7V	② The forward <u>V_{Tf}</u> drop is 0.3V
③ Atomic number is 14.	③ Atomic number is 32
④ It has 14 protons & 14 electrons	④ It has 32 protons & 32 electrons.
⑤ 4 valence electrons	⑤ 4 valence electrons
⑥ Resistivity at 20°C is 2500 $\Omega\text{-m}$	⑥ Resistivity at 20°C is 0.45 $\Omega\text{-m}$

- | | |
|--|--|
| ② At room temperature, the intrinsic concentration is $1.5 \times 10^{16}/m^3$ | ③ At room temperature, the intrinsic concentration is $2.5 \times 10^{19}/m^3$ |
| ④ The maximum temperature rating is about $200^\circ C$ | ⑤ The maximum temperature rating is about $100^\circ C$. |
| ⑥ Higher PIV & current rating compared to Ge | ⑦ Lower PIV & current rating compared to Si |
| ⑧ Reverse saturation current is less | ⑨ Reverse saturation current is high |

Syllabus: P-n junction diode, characteristics and parameters, Diode approximations, DC load line analysis, Half wave rectifier, Two-diode Full-Wave rectifier, Bridge rectifier, capacitor filter circuit (only qualitative approach), Zener diode voltage regulator: Regulator circuit with no load, loaded regulator, Numerical examples as applicable.

* Introduction:

Extrinsic Semiconductors are classified into

① n-type ② p-type

① n-type:

→ When a small amount of pentavalent impurity is added to a pure semiconductor, it is known as n-type semiconductor.

→ Typical examples of pentavalent impurities are arsenic (As), antimony (Sb), phosphorus (P), bismuth (Bi) etc.

→ Electrons are majority carriers & holes are minority carriers.

② p-type:

→ When a small amount of trivalent impurity is added to a pure semiconductor, it is called p-type semiconductor.

→ Typical examples of trivalent impurities are gallium (Ga), indium (In), aluminium (Al), Boron (B) etc.

→ Holes are majority carriers & electrons are minority carriers.

* P-n junction: (1) Semiconductor diode:

→ When a P-type Semiconductor is suitably joined to n-type semiconductor by special fabrication technique, a P-n junction is formed. (Fig 1)

→ P-n junction is called a Semiconductor diode or P-n junction diode or simply a crystal diode.





Fig 1: P-n junction

* Explanation: (Properties of Pn junction) (Formation of depletion layer): (Unbiased Pn junction):



→ The P-region has holes (majority carriers) & negatively charged impurity atoms, called negative ions (or acceptor ions).

→ The N-region has free electrons (majority carriers) & positively charged impurity atoms, called positive ions (or donor ions).

→ The holes, from the P-region diffuse to the N-region where they combine with the electrons. This creates a layer of negative charge (trivalent ions) near the junction.

→ The free electrons, from the N-region diffuse to the P-region, where they combine with holes. This creates a layer of positive charge (pentavalent ions) near the junction.

→ The region (layer) containing the positive & negative charges, in the vicinity of the junction is called


depletion region (depletion layer) (space charge region)
 (transition region)

→ The electrons, trying to diffuse into the p-region are repelled by the negative charge of the acceptor ions. Similarly, the holes, trying to diffuse into n-region are repelled by the positive charge of the donor ions.

Note:

- ① Barrier Voltage @ Barrier Potential @ Junction Potential @ Built-in Potential @ Cut-in Potential

→ Once Pn junction is formed and depletion layer created, the diffusion of charge carriers stops.



→ The depletion region acts as a barrier to the further movement of charge carriers.

→ The depletion layer behaves like an insulator.

→ The positive & negative charges set up an electric field.

→ The potential difference across the depletion layer is called barrier potential (V_0).

→ $V_0 = 0.6V$ for Si, $V_0 = 0.2V$ for Ge.
 to 0.7V to 0.3V

② Effect of temperature on Barrier Voltage

- The barrier voltage depends upon ① Density
② Electronic charge & ③ Temperature.
- For a given PN junction, the first two factors are constant.
- For both Ge & Si, the value of V_b decreases by $2\text{mV}/^\circ\text{C}$

$$\text{i.e. } \Delta V_b = -0.002 \times \Delta t$$

where, $\Delta t \rightarrow$ Increase in temperature in $^\circ\text{C}$.

- A PN junction, across which no external voltage source is connected, is known as unbiased PN junction.

③ In an unbiased PN junction, the majority carrier current & minority carrier current are equal in magnitude & flow in opposite directions. Thus there is no net flow of current across the junction.

④ The higher the doping level, the thinner will be the depletion layer and vice versa.

⑤ In 1919, William Henry Eccles coined the term 'diode' from the Greek roots dia means "through" & ode means "path".

* ⑥ Biassing the PN junction: (Applying DC Voltage across PN junction):

→ Connecting a PN junction to an external DC voltage is called biassing.


→ The biassing is classified into two types namely,

- ① Forward biassing ② Reverse biassing.

① Forward biasing:

When external dc voltage applied to the junction is in such a direction that it cancels the potential barrier, thus permitting current flow, it is called forward biasing. ②

A semiconductor diode is said to be forward biased, when the positive terminal of the voltage source is connected to the P-side and negative terminal to the N-side.



Explanation:

- The holes are repelled by the positive terminal of the voltage source and are forced to move towards the junction.
- The electrons are repelled by the negative terminal of the voltage source and move towards the junction.
- Some of the holes and electrons enter the depletion layer and recombine themselves. Thus the width of the depletion layer and the barrier potential (barrier voltage) reduces.
- The junction forward resistance reduces and a large current (forward current) flows through the PN junction. (Of the order of mA)

Note: * Diffusion ③ Storage Capacitance :


→ The capacitance which exists in a forward-biased junction, is called a diffusion capacitance.

→ ~~As~~ Diffusion capacitance is much larger than the transition capacitance. (∵ width of the depletion layer is very less). Typical value of C_D is 0.02 MF

→ Diffusion capacitance C_D is given by,

$$C_D = \frac{dQ}{dV} = \frac{\tau I_F}{\eta V_T} = \frac{\tau I_F}{V_F}$$


Where τ → Mean life time of the carriers.
 I_F → Value of forward current.
 η → A constant ($\eta = 1$ for Ge, $\eta = 2$ for Si)
 V_F → Forward voltage
 V_T → Volt equivalent of temperature.



② Reverse biasing:

When the external dc voltage applied to the junction is in such a direction that potential barrier is increased, it is called reverse biasing. ⑥

A PN junction is said to be reverse biased, when the positive terminal of the voltage source is connected to the n-side and negative terminal to the p-side.



Explanation:

- The holes in the p-region are attracted towards the negative terminal of the voltage source.
- The electrons in the n-region are attracted towards the positive terminal of the voltage source.
- Thus the majority carriers are drawn away from the junction. This widens the depletion layer and increases the barrier potential.
- The junction reverse resistance becomes very high, and hence no current flows.
- However, a very small current flows due to minority carriers (of the order of μA to mA). This is called reverse saturation current (I_0).
- If reverse voltage is increased continuously, the kinetic energy of minority carriers increases & a large reverse current flows. This damages (destroys) the junction (diode) permanently. This is called the reverse breakdown of a diode.
- The reverse breakdown (junction breakdown) occurs due to two processes.

1. Zener breakdown:

- When the pn-junction is heavily doped, the depletion layer is narrow.
- When the reverse voltage is increased, the electric field at the junction also increases.
- This strong electric field breaks the covalent bond. As a result, a large number of minority carriers are generated and a large current flows through the

Junction. Such a phenomenon is called Zener effect.

2. Avalanche effect: (Avalanche breakdown):

→ If the reverse voltage is increased, the minority carriers acquire a large amount of energy (or momentum).

→ These carriers collide with the atoms and break the covalent bonds and generate additional carriers (electron-hole pairs).

→ These additional carriers pick up energy from the applied voltage and generate still more carriers (carrier generation @ carrier multiplication).

→ As a result, the reverse current increases rapidly. This process is called Avalanche multiplication @ Avalanche effect @ Avalanche breakdown.


Note:

@ Simple junction capacitance

① Depletion layer capacitance @ Space-charge capacitance

② Transition capacitance @ depletion region capacitance

→ P region & N-region act as two plates of a capacitor, separated by a dielectric (i.e. depletion layer)




→ The capacitance which exists in a reverse-biased junction is called depletion layer capacitance.

→ The depletion layer capacitance C_T is given by,

$$C_T = \frac{K}{(V_B - V)^n}$$

Where K → A constant, depending upon the semiconductor

V_B → Reverse Voltage




$V \rightarrow$ Applied reverse voltage

$n \rightarrow$ A constant depending upon the nature of the junction.

② Junction temperature effects (Effect of temperature on diode characteristics)

\rightarrow The reverse saturation current (leakage current) approximately doubles for each 10°C rise in temperature
 \rightarrow current at T_2 is,

$$I_0(T_2) = I_0(T_1) [2^{(T_2 - T_1)/10}]$$



Where, $I_0(T_1) \rightarrow$ reverse current at T_1

③ Diode equation @ diode current equation @ Shockley equation:

The equation relating Pn-junction current & voltage level is called the Shockley equation.

Shockley equation is,

$$I_D = I_0 [e^{V_D/nV_T} - 1] \quad \text{--- ①}$$

- Where.
- $I_D \rightarrow$ Junction current.
 - $I_0 \rightarrow$ Reverse saturation current.
 - $V_D \rightarrow$ Junction voltage
 - $n \rightarrow$ constant (1 for Ge, & 2 for Si)
 - $V_T \rightarrow$ Volt equivalent of temperature = $\frac{KT}{q}$
(Thermal voltage)

- Where.
- $k \rightarrow$ Boltzmann's const. ($1.38 \times 10^{-23} \text{ J/K}$)
Absolute
 - $T \rightarrow$ Temperature (in Kelvin)
 - $q \rightarrow$ Electronic charge ($1.6 \times 10^{-19} \text{ C}$)

$T (\text{Kelvin}) = 273 + t_{\text{temp}} (^\circ\text{C})$

- ① For an unbiased Pn junction: $V_D = 0 \therefore I_D = 0$
- ② For Forward biased $I_D = I_0 e^{V_D/nV_T}$
- ③ For Reverse biased $I_D = -I_0$

④ PN junction diode:

A PN junction diode is a two terminal unidirectional device, offering a low resistance when forward-biased, and behaving almost as an open switch when reverse biased.

The circuit symbol (or graphic symbol) is shown in

Fig ①




Fig ①: A semiconductor diode




Fig ②: Diode circuit symbol

⑤ Types of diodes (Classification of diodes):

Depending upon physical size, diodes are classified into,

- ① Low current diodes
- ② Medium current diodes
- ③ High current diodes (Power diodes)

① Low current diodes:

- Low current diodes are 0.3cm long.
- Colour band is near the cathode (K).
- Capable of passing a maximum forward current of 100mA.
- Capable of withstanding 75V reverse voltage (without breaking down)
- Reverse current is usually less than 1μA (at 25°C)




Fig ①: Low current diodes




Fig ②: Medium current diode



Fig ③: High current diode

② Medium-current diodes:

- The end lying near the blue dot is a Cathode, while the other end is anode (fig 2a)
- The diode is packaged in a metal can-like casing.
- The typical diameter is 8.9mm and length is 7.6mm.
- These diodes are bigger in size compared to low current diodes.
- The diodes can pass a forward current of about 400mA and withstand (survive) reverse voltage of about 200V.

③ High-current diodes: (Power diodes)

- These diodes are mechanically connected to a metal heat sink (for the heat dissipation)
- The typical diameter is 7.8mm and the length is 31.2mm
- These diodes can pass a forward current of many amperes and can withstand reverse voltage of several hundred volts.
- These diodes are bigger in size compared to low current & medium current diodes.


* V-I characteristics of PN junction (Diode) (or)

Forward & Reverse Characteristics of PN junction

① Forward Characteristics:

- P-type is connected to positive terminal & n-type is connected to negative terminal of the battery.
- A very small forward current (I_F) flows until the forward voltage (V_F) exceeds the cut-in voltage (V_{in}) (Portion OA)
- when the forward voltage exceeds the cut-in voltage the current increases rapidly. (Portion AB)
- The applied voltage should not be increased beyond a certain safe limit, otherwise the diode is likely to burn out.

→ The forward current is due to the majority carriers produced by the impurity.



② Reverse Characteristics:

- P-type is connected to negative terminal & n-type is connected to positive terminal of the battery.
- When the applied reverse voltage is below the breakdown voltage (V_{bo}), the diode current is very

Small and constant. This value of current is called reverse saturation current (I_0). (Region OC)

→ When the reverse voltage exceeds breakdown voltage, the current increases very rapidly. (Region CD)

→ The applied voltage should not be increased beyond the breakdown voltage, otherwise the diode is destroyed permanently.

→ The reverse current is due to the minority carriers produced due to breaking of some covalent bonds.

Note: V-I characteristics of Ge & Si




Fig 1: V-I characteristics of Ge




Fig 2: V-I characteristics of Si

Ge (Fig 1)
Forward characteristics:

(14)

- A very small forward current flows until the forward voltage exceeds 0.3V.
- When the forward voltage exceeds 0.3V, the current increases rapidly.

Reverse characteristics:

- When the applied reverse voltage is below the breakdown voltage, the diode current is very small, typically around 1 μ A. (which is larger than the reverse current for a Silicon diode)
- When the reverse voltage exceeds breakdown voltage, (around 50V), the current increases very rapidly.
- Reverse breakdown voltage for Ge is less than that of Si
- From the characteristics, $|I_F| \gg |I_R|$

Si (Fig 2)
Forward characteristics:

- A very small forward current flows until the forward voltage exceeds 0.7V.
- When the forward voltage exceeds 0.7V, the current increases rapidly.

Reverse characteristics:

- When the applied reverse voltage is below the breakdown voltage, the diode current is very small, typically around (100 nA).
- When the reverse voltage exceeds breakdown voltage (around 75V), the current increases very rapidly.
- From the characteristics, $|I_F| \gg |I_R|$.

② Conditions under which a PN junction can be destroyed

(i) Pn junction diode is overheated by a high forward current. $[I_{F(max)}]$

(ii) A large reverse voltage causes the Pn junction to break down. $[V_{R(max)}]$

Diode Parameters (Important terms):

(i) Forward Voltage ^(Knee Voltage) ^(Forward Voltage drop) ^(turn-on voltage) ^(Potential barrier voltage): (V_{γ}) :

→ It is the voltage applied across a forward biased device. ⁽ⁱ⁾

The forward voltage is the voltage at which the current through the junction starts to increase rapidly.

→ The knee voltage for Si diode is 0.7V and 0.3V for Ge diode.

(ii) Maximum forward current: $(I_{F(max)})$:

→ It is the maximum current that a diode can withstand under forward bias condition, without permanent damage to the Pn junction due to overheating.

(iii) Forward current: (I_F) :

→ It is the current flowing through a forward biased diode.

(iv) Reverse breakdown voltage ^(Breakdown voltage): (V_{BR}) :

It is the reverse voltage at which the Pn junction diode breaks down and reverse current increases rapidly (permanently damages the diode) ⁽ⁱⁱ⁾

It is the minimum reverse voltage at which Pn junction breaks down with sudden rise in reverse current.

→ The reverse breakdown voltage is around 50V for Ge diodes and 75V for Si diodes.

(vi) Reverse Voltage : (V_R)

→ It is the voltage across a reverse biased diode.

(vii) Reverse Current : (Reverse bias current) : (I_R) (Leakage current)

→ It is the direct current flowing through a reverse-biased diode. This current is due to the minority carriers.

(vii) Reverse Saturation Current : (I_0)

→ It is the nominal current, which flows through the diode when it is reverse biased. (vi)

It is the constant reverse current flowing through the reverse biased diode.

→ It is in the order of nA for Ge diodes and nA for Si diodes.

(viii) Peak Inverse Voltage : (PIV)

→ It is the maximum reverse voltage that a diode can withstand without destroying the junction.

→ There are two types of PIV

(i) Repetitive PIV (ii) Non-repetitive PIV

→ PIV may be between 10V and 10kV depending upon the type of diode.

(ix) Power Dissipation : (P_D) :

The power dissipated in a diode for a given value of diode voltage (V_D) and current (I_D)

$$\text{i.e. } P_D = V_D \times I_D$$

(X) Maximum Power Rating & Maximum Power dissipation rating ($P_{D(max)}$):

It is the maximum power that can be dissipated at the junction without damaging it.

Maximum power rating is given by,

$$P_{D(max)} = V_D(max) \times I_D(max)$$

(Xi) Maximum junction temperature (T_J):

It is the maximum allowable junction temperature of the diode.


(Xii) Forward recovery time (t_{ff}):

It is the time required for the forward current & voltage to reach a specified value after the diode has been abruptly switched from the reverse-biased state to the forward-biased state.

(Xiii) Reverse recovery time (t_{rr}):

It is the time required by the reverse current & voltage to reach a specified value, when the diode is switched from the forward-biased condition to the reverse-biased condition abruptly.

① It is the time required for the current to decrease to the reverse saturation current level, when the diode is switched from the forward-bias to reverse bias.



The minimum fall time of the applied voltage pulse is,

$$t_{f(min)} = 10 t_{rr}$$

Note:

① The maximum power dissipation (W)

$$P_2 = (P_1 \text{ at } T_1) - (D \times \Delta T)$$

Where P_1 (W) → Power at temp T_1 (W)

D → Derating factor ($W/^\circ C$)

ΔT → Temperature change ($^\circ C$) ($T_2 - T_1$)

T_1 → Temperature ($^\circ C$)

② The diode forward voltage drop is, (at any temperature)

$$V_{F2} = (V_{F1} \text{ at } T_1) + [\Delta T (\Delta V_F / ^\circ C)]$$

Where, V_{F1} → Forward V_F drop at T_1 (V)

ΔT → ($T_2 - T_1$) → Temperature change ($^\circ C$)

$\Delta V_F / ^\circ C$ → Voltage / Temperature coefficient ($V/^\circ C$)

= $-1.8 \text{ mV}/^\circ C$ for Si, $-2.02 \text{ mV}/^\circ C$ for Ge

③ Dynamic resistance of a forward-biased diode at any temperature is,

$$r_d' = \frac{26 \text{ mV}}{I_F} \left(\frac{T + 273^\circ C}{298^\circ C} \right)$$

Where, I_F → Forward current (A)

T → Junction temperature ($^\circ C$)

* Equivalent Circuits: (Model) : ① Diode Model

An equivalent circuit for a device is a circuit that represents the device behavior under forward and reverse bias conditions.

① AC equivalent circuits:

A Forward-biased diode can be represented by the dynamic resistance r_d in parallel with the diffusion capacitance $C_d(C_0)$ [Fig(1)]

A reverse-biased diode can be represented by the high reverse resistance R_R in parallel with the depletion layer capacitance $C_{pn}(C_j)$ [Fig(2)]




Fig ①: AC equivalent CRT for a forward-biased diode




Fig ②: AC equivalent CRT for a reverse-biased diode

② DC equivalent circuits:

(i) Ideal diode equivalent CRT: [Fig(3)]

- The diode conducts when it is forward biased & has zero resistance (acts as closed switch)
- The diode blocks the conduction when it is reverse biased and has infinite resistance (acts as open switch)
- This equivalent CRT has ideal characteristics (Fig*)








Fig ③: Ideal diode equivalent circuit


(ii) Near ideal diode equivalent circuit (Practical diode) (Fig 4)

Approximate equivalent circuit @ Basic dc equivalent circuit

The diode equivalent circuit consists of a voltage source with a voltage V_D and negligible forward resistance. This equivalent circuit has the second approximation characteristics (or approximate characteristics) shown in fig 5.



Fig(4): Basic dc equivalent circuit




Fig(5): Ge & Si diode approximate characteristics

(iii) Piecewise linear equivalent circuit: (Complete DC equivalent circuit) (Third approximation equivalent circuit) (Fig 6)


The equivalent circuit consists of diode dynamic resistance r_d in series with the voltage source V_D .

This equivalent circuit has the piecewise linear characteristics shown in fig 7.

An ideal diode is included to show that current flows only in one direction.



Fig(6): Complete dc equivalent circuit



Fig(7): Ge & Si diode piecewise linear characteristics

* Diode approximations:

There are three diode approximations, namely

① Ideal diode approximation:

→ An ideal diode (perfect diode) have ^{Zero} forward resistance and infinite reverse resistance (Zero forward voltage drop @ cut-in voltage)

→ A forward biased diode can be replaced by a short circuit (SC) and reverse biased diode can be replaced by a open circuit (OC)

→ Fig ① Shows the ideal diode characteristics.




Fig ①: Ideal diode characteristics

② Near-ideal diode approximation ①

(Second ~~diode~~ approximation) ②


③ (Practical approximation) ④ (Approximate Simplified equivalent approximation) characteristic


→ An ideal diode doesn't exist practically, there are many applications where diodes can be assumed to be near-ideal diodes.

→ The cut-in voltage is 0.3V for Ge & 0.7V for Si

→ The reverse current is very small so it can be ignored

→ Fig ② Shows the approximate diode characteristics






$V_{th} = 0.3V, R_F = 0, R_R = \infty,$

$I_R = 0$

Fig: Approximate characteristics of Ge diode



$V_{th} = 0.7V, R_F = 0, R_R = \infty$

$I_R = 0$

Fig: Approximate characteristics of Si diode

Fig (2): Approximate characteristics

③ Piecewise linear approximations:

→ When the forward characteristic of a diode is not available, a straight line approximation called the piecewise linear approximation is used.

→ Construction of piecewise linear characteristic

Step 1: Mark $V_F (V_{th})$ on x-axis. [Point A ($V_F, 0$)]

Step 2: Draw a straight line (let AB) with a slope equal to the reciprocal of the dynamic resistance of the diode.

→ It consists of two straight line pieces, one horizontal and other with slope $1/r_d$

→ Fig ③ shows the piecewise linear characteristics




Fig: Simplified Equivalent circuit




Fig: Piecewise Linear

* Resistance of diode:

① DC Static Resistance:

It is the opposition offered by the diode to the direct current.

② Static forward resistance @ DC forward resistance:

→ It is the opposition offered by the forward biased diode to the direct current, denoted by R_F @ R_f .

→ It is measured by the ratio of d.c. Voltage across the diode to the resulting d.c. Current through it.

→ From the forward characteristic of fig ①, the dc forward resistance at P is,

$$R_F = \frac{\text{Forward d.c. Voltage}}{\text{Forward d.c. current}} = \frac{OA}{OB}$$




Fig ①

③ Static reverse resistance @ DC reverse resistance:

→ It is the opposition offered by the reverse biased diode to the direct current, denoted by R_R @ R_r .

→ It is measured by the ratio of reverse d.c. Voltage across the diode to the reverse saturation current.

→ From the reverse characteristic of fig ②, the dc reverse resistance at C is,

$$R_R = \frac{\text{Reverse d.c. Voltage}}{\text{Reverse saturation current}} = \frac{OP}{OQ}$$




Fig ②

② AC ① Dynamic ③ Incremental resistance:

→ It is the opposition offered by the forward biased diode under a.c. conditions (When the applied voltage is a.c.) ①

It is the reciprocal of the slope of the forward characteristic beyond its knee, denoted by r_d ② r_F ③ r_F

→ It is measured by the ratio of change in applied voltage to the change in the current.

→ From the forward characteristic of fig ③, the dynamic forward resistance is:

$$r_d = \frac{\Delta V_F}{\Delta I_F} = \frac{1}{\text{Slope of forward characteristic}}$$




Fig ③

→ r_d includes d.c. resistance of the semiconductor material. The pure a.c. resistance is given by,

$$r_d' = \frac{0.026}{I_F} \quad \text{Where, } I_F \rightarrow \text{DC forward current}$$

Eqn ④ is valid at 25°C only.

→ Semiconductor substrate resistance is,

$$r_{\text{substrate}} = r_d - r_d'$$

* DC load line:

A DC load line is a straight line on the diode characteristic which describes all the d.c. conditions that exist within the circuit.

Explanation:

The graphical analysis used to calculate the precise diode current and voltage is called d.c. load

Line analysis.

Consider a simple diode circuit as shown in fig ①.

→ The diode is forward biased, so the diode forward current I_F flows through resistor 'R'.




Fig ①: Simple diode circuit

→ Applying KVL to the ckt, we get

$$V - I_F R - V_F = 0$$

$$\Rightarrow V = I_F R + V_F \text{ --- (*)}$$

Put $I_F = 0$ in eqn (*)

$$V = V_F$$

$$\textcircled{a} \quad V_F = V$$

Now mark point ~~A(V,0)~~ A(V,0)


Put $V_F = 0$ in eqn (*)

$$V = I_F R$$

$$\Rightarrow I_F = \frac{V}{R}$$

Now mark point B(0, $\frac{V}{R}$)

Join AB to get the dc load line



From eqn (*), we can write
 $V - V_F = I_F R$
 $\Rightarrow I_F = \left(\frac{1}{R}\right) V_F + \frac{V}{R}$
--- (**)

Q-Point (or) Quiescent Point (or) dc bias Point (or) operating Point (or) Working bias Point:

- The intersection of the diode forward characteristic and the dc load line is called the Q-Point.
- The values of forward current through the diode (I_F) and the voltage drop across the diode (V_F) can be found at Q-Point.

Note:

① To calculate the load resistance (R) and supply voltage (V)

Consider eqn (**).

$$I_F = \left(-\frac{1}{R}\right)V_F + \frac{V}{R}$$

This equation is of the form $y = mx + c$

Where, $y = I_F$, $m = -\frac{1}{R}$, $x = V_F$, $c = \frac{V}{R}$

① Given Q-Point and Supply Voltage (V):

- Load line is drawn from point A ($V, 0$) through Q-Point.
- Load resistance R is calculated from the slope of the load line.

② Given Q-Point and load resistance (R):

- Load line is drawn through Q-Point and having slope $1/R$.
- The intersection of the load line with x -axis gives the value of supply voltage (V).

③ Transformer utilization factor (T.U.F) For HWR, T.U.F = 0.287
 For FLCTR, T.U.F = 0.693
 For FLBR, T.U.F = 0.812

$$T.U.F = \frac{\text{D.C Power delivered to the load}}{\text{A.C rating of the transformer core loss}}$$

* Rectifier:

A circuit (device) which converts a.c. voltage into pulsating d.c. voltage is called rectifier.

The different types of rectifier circuits are

- (i) Half-Wave Rectifier
- (ii) Full-Wave Rectifier
 - (a) Centre tapped full wave rectifier
 - (b) Bridge full wave rectifier

① Half-Wave Rectifier: (HWR):

Definition: The rectifier which conducts current (voltage) only during one half-cycle of the ac input is called Half-Wave Rectifier.

Circuit diagram and input & output wave forms:





Fig: Half Wave Rectifier



- ① Waveform of secondary transformer voltage
- ② load current waveform
- ③ load voltage waveform

Construction: It consists of a Step down transformer, a diode and a load resistor. The Primary coil of a transformer is connected to ac input and Secondary coil to a load resistor (R_L) through the diode (D).

Operation: (Principle of operation):

→ During positive half cycle of the input voltage, end A becomes positive w.r.t end P. Hence the diode is forward biased and current flows through R_L (Path: ADBCDA). $[V_o = i_o R_L]$

→ During negative half cycle of the input voltage, end A becomes negative w.r.t end P. Hence the diode is reverse biased and no current flows in the circuit.

$[V_o = 0]$
Therefore, current flows through the diode during positive half-cycle of input a.c. voltage only, it is blocked during the negative half-cycle.

Note:

① Uses of transformer:

- (i) It allows us to step up or step down the a.c. input voltage.
- (ii) It isolates the rectifier circuit from power line and thus reduces the risk of electric shock.

② Disadvantages or Drawbacks of HWR: ① Demerits

- (i) The ripple factor is too high ($\gamma = 1.21$)
- (ii) Efficiency of rectification is low ($\eta = 0.406$)
- (iii) The T.U.F (Transformer utilization factor) is very low.
- (iv) D.C. Saturation of transformer secondary winding takes place.

③ Advantages or Merits of HWR:

- (i) The a.c. supply delivers power only half the time.
- Therefore, the output is low.

∴ a large load capacitor is required to produce steady

direct current (pulsating current in the load contains alternating component whose basic frequency equal to the supply frequency).

③ Advantages & ④ Merits of HWR:

- (i) only one diode is required
 (ii) No centre-tap on the transformer is required.

④ Current through diode & R_L & Peak Load Current & Peak diode current (I_m)

Instantaneous supply voltage is,

$$V_1 = V_m \sin \omega t \quad \text{--- (1)}$$

Instantaneous secondary voltage is,

$$V_2 = \frac{N_2}{N_1} V_1 \quad \text{--- (2)}$$

Using (1) in (2), we get

$$V_2 = \frac{N_2}{N_1} V_m \sin \omega t$$

Let $N_1 = N_2$, then

$$V_2 = V_m \sin \omega t \quad \text{--- (3)}$$

The equivalent circuit when the diode is conducting & not conducting is shown below.




Fig ① Equivalent circuit
When diode is conducting




Fig ② Equivalent circuit
When diode is not conducting

Where

$R_f \rightarrow$ Forward resistance of the diode.

From fig ①

$$i_o = \frac{V_2}{R_f + R_L} ; 0 \leq \omega t \leq \pi \quad \text{--- (4)}$$

Using ③ in ④, we get

$$i_o = \frac{V_m \sin \omega t}{R_f + R_L} ; 0 \leq \omega t \leq \pi$$

$$i_o = I_m \sin \omega t ; 0 \leq \omega t \leq \pi \quad \text{--- (6)}$$

$$\text{Where } I_m = \frac{V_m}{R_f + R_L}$$

From fig ②

$$i_o = 0 ; \pi \leq \omega t \leq 2\pi \quad \text{--- (5)}$$

From ⑤ & ⑥, we can write

$$i_o = \begin{cases} I_m \sin \omega t ; 0 \leq \omega t \leq \pi \\ 0 ; \pi \leq \omega t \leq 2\pi \end{cases}$$

current through diode

& R_L --- (7)

$$\text{Where, } I_m = \frac{V_m}{R_f + R_L}$$

Peak load current &

Peak diode current

--- (8)

Derivations:

① Average Load current @ DC load current @ DC output current @ Average output current (I_{dc}):

DC load current,

$$I_{dc} = \frac{\text{Area under one cycle of } i_o}{\text{Period of } i_o}$$

$$= \frac{\int_0^{2\pi} i_o d\omega t}{2\pi}$$

$$= \frac{1}{2\pi} \left[\int_0^{\pi} I_m \sin \omega t d\omega t + \int_{\pi}^{2\pi} 0 d\omega t \right] \quad (\text{Using 7})$$

$$= \frac{I_m}{2\pi} [-\cos \omega t]_0^{\pi}$$

$$= \frac{I_m}{2\pi} [-\cos\pi + \cos 0]$$

$$I_{dc} = \frac{I_m}{\pi} \textcircled{9} 0.3183 I_m \textcircled{9} \text{ (}\because \cos\pi = -1, \cos 0 = 1\text{)}$$

② Average Load Voltage @ DC Load Voltage @ DC Output Voltage @ Average Output Voltage (V_{dc}):

DC load voltage,

$$V_{dc} = I_{dc} \cdot R_L$$

$$= \frac{I_m}{\pi} \cdot R_L \quad (\text{Using 9})$$

$$= \frac{1}{\pi} \left[\frac{V_m}{R_f + R_L} \right] R_L \quad (\text{Using 8})$$

$$V_{dc} = \frac{V_m/\pi}{1 + R_f/R_L} \textcircled{10}$$

If diode is ideal, $R_f = 0$

$$\therefore V_{dc} = \frac{V_m}{\pi} \textcircled{11}$$

③ RMS Load Current (I_{rms}):

RMS load current,

$$I_{rms} = \sqrt{\frac{\text{Area under one cycle of } i_o^2}{\text{Period of } i_o}}$$

$$= \sqrt{\frac{\int_0^{2\pi} i_o^2 dt}{2\pi}}$$

$$= \sqrt{\frac{1}{2\pi} \left[\int_0^{\pi} I_m^2 \sin^2 \omega t dt + \int_{\pi}^{2\pi} 0 dt \right]} \quad (\text{Using 7})$$

$$= \sqrt{\frac{I_m^2}{2\pi} \int_0^{\pi} \left(\frac{1 - \cos 2\omega t}{2} \right) dt} \quad (\because \sin^2 \theta = \frac{1 - \cos 2\theta}{2})$$

$$= \frac{I_m}{2} \sqrt{\frac{1}{\pi} \left\{ (\omega t)_0^{\pi} - \left(\frac{\sin 2\omega t}{2} \right)_0^{\pi} \right\}} \quad [\because \sin n\pi = 0, n \in \mathbb{I}]$$

$$= \frac{I_m}{2} \sqrt{\frac{1}{\pi} (\pi - 0)}$$

$$\boxed{I_{RMS} = \frac{I_m}{2}} \quad - (12)$$

4) RMS load Voltage (V_{RMS})

RMS load voltage,

$$V_{RMS} = I_{RMS} R_L$$

$$= \left(\frac{I_m}{2} \right) R_L$$

$$= \frac{1}{2} \left(\frac{V_m}{R_f + R_L} \right) R_L$$

$$\boxed{V_{RMS} = \frac{V_m/2}{1 + R_f/R_L}} \quad - (13)$$

If diode is ideal, $R_f = 0$

$$\therefore \boxed{V_{RMS} = \frac{V_m}{2}} \quad - (14)$$

5) Ripple factor (γ):

Ripple factor,

$$\gamma = \frac{V_{ac}}{V_{dc}} \quad - (5)$$

$$= \frac{\sqrt{V_{RMS}^2 - V_{dc}^2}}{V_{dc}} \quad [\because V_{RMS}^2 = V_{ac}^2 + V_{dc}^2]$$

$$= \sqrt{\left(\frac{V_{RMS}}{V_{dc}} \right)^2 - 1}$$

$$= \sqrt{\left(\frac{V_m/2}{1 + R_f/R_L} \right)^2 / \left(\frac{V_m/\pi}{1 + R_f/R_L} \right)^2 - 1} \quad (\text{using } (10) \& (13))$$

$$\gamma = \sqrt{\frac{\pi^2}{4} - 1}$$

$$\gamma = 1.21 \text{ (or) } 121\% \text{ --- (15)}$$

Note:

① AC Components present in the dc output of a rectifier are called ripples.

② A measure of the smoothness of the dc output of a rectifier is called the ripple factor.
(or)

The ratio of rms value of ac component present in the rectified output to the dc component in the rectified output is called ripple factor.

$$\text{i.e. } \gamma = \frac{V_{ac}}{V_{dc}} \text{ (or) } \frac{I_{ac}}{I_{dc}}$$

③ We have

$$\left(\text{Total RMS Value of Rectified output} \right)^2 = (\text{DC Value})^2 + \left(\text{RMS Value of ac component} \right)^2$$

$$\text{i.e. } I_{rms}^2 = I_{dc}^2 + I_{ac}^2 \text{ --- (17)}$$

$$\text{(or) } V_{rms}^2 = V_{dc}^2 + V_{ac}^2 \text{ --- (18)}$$

④ From (15) & (16), we can write

$$\gamma = \frac{V_{ac}}{V_{dc}} = 121\% \Rightarrow \boxed{V_{ac} = 121\% + V_{dc}} \text{ --- (19)}$$

∴ AC or ripple component is 121% of the dc component.
Hence HWR is not recommended for practical application.

⑤ Efficiency or Rectification efficiency: (η) (Power Conversion Efficiency)

$$\text{Efficiency, } \eta = \frac{P_{dc}}{P_{in}} \text{ --- (20)}$$

$$= \frac{I_{dc}^2 R_L}{I_{rms}^2 (R_b + R_L)} \quad \left[\begin{array}{l} \because P_{dc} = I_{dc}^2 R_L \\ \& P_{ac} = I_{rms}^2 (R_b + R_L) \end{array} \right]$$

$$= \frac{(I_m/\pi)^2 R_L}{(I_m/2)^2 (R_b + R_L)} \quad [\text{Using (9) \& (12)}]$$

$$= \frac{4}{\pi^2} \frac{R_L}{R_b + R_L}$$

$$\eta = \frac{0.406}{1 + R_b/R_L} \approx \frac{40.6\%}{1 + R_b/R_L} \quad - (21)$$

If diode is ideal, $R_b = 0$

$$\therefore \eta = 0.406 \approx 40.6\% \quad - (22)$$

Note:

① The ratio of the dc output power to ac input power supplied to the rectifier is known as rectification efficiency.

② From (20) & (22), we can write

$$\eta = \frac{P_{dc}}{P_{ac}} = 40.6\% \Rightarrow \boxed{P_{dc} = 40.6\% \text{ of } P_{ac}} \quad - (23)$$

\therefore The dc output power is 40.6% of the ac input power (a maximum of 40.6% of a.c input power is converted into dc output power). Hence HWR has a very poor rectification efficiency.

③ The process of converting a.c voltage into pulsating d.c voltage is called rectification.

④ Percentage regulation: (Voltage regulation) (% Regulation)

$$\% \text{ Regulation} = \frac{V_{NL} - V_{FL}}{V_{FL}} \times 100 \quad - (24)$$

$$\begin{aligned}
 &= \frac{V_m}{\pi} - \left(\frac{V_m}{\pi} \right) \frac{R_L}{R_f + R_L} \times 100 \\
 &\quad \cdot \left(\frac{V_m}{\pi} \right) \frac{R_L}{R_f + R_L} \\
 &= \frac{1 - \frac{R_L}{R_f + R_L}}{\frac{R_L}{R_f + R_L}} \times 100 \quad \left[\begin{array}{l} \because V_{NL} = \frac{V_m}{\pi} \\ V_{FL} = \left(\frac{V_m}{\pi} \right) \frac{R_L}{R_f + R_L} \end{array} \right] \\
 &= \frac{R_f + R_L - R_L}{R_f + R_L} \times 100 \\
 &\quad \frac{R_L}{R_f + R_L}
 \end{aligned}$$

$$\% \text{ Regulation} = \frac{R_f}{R_L} \times 100 \quad \text{--- (25)}$$

If diode is ideal, $R_f = 0$

$$\therefore \% \text{ Regulation} = 0 \quad \text{--- (26)}$$

Note: (1) From (26), For an ideal diode, a HWR behaves as an ideal dc Power Supply.

(2) V_{NL} → DC output voltage when load current is zero

⊗ DC output voltage when no load

V_{FL} → DC output voltage with load current

⊗ DC output voltage with load

(3) The variation of dc output voltage as a function of DC load current is called regulation

⊗

The variation of dc output voltage as load changes from no load to full load is called regulation

④ Ideally, the dc voltage (O/P) is independent of load current.

$$\therefore V_{NL} = V_{FL}$$

Hence, % Regulation = 0

⑤ Lesser the value of the voltage regulation, better is the performance of the rectifier circuit.

$$V_{NL} = V_{dc} \Big|_{R_L = \infty} = \frac{V_m / \pi}{1 + R_f / \infty} = \frac{V_m}{\pi} \quad \left(\begin{array}{l} \text{From 10) } \\ \text{(Anything } \frac{\quad}{\infty} = 0 \end{array} \right)$$


$$V_{FL} = V_{dc} = \frac{V_m / \pi}{1 + \frac{R_f}{R_L}} = \left(\frac{V_m}{\pi} \right) \frac{R_L}{R_f + R_L} \quad \left(\begin{array}{l} \text{⑦ } f_{out} = f_{in} \\ \text{(F.S.R. of HWR)} = \text{(I/P frequency)} \end{array} \right)$$

⑧ Peak inverse voltage (or) Peak reverse voltage (PIV)

The Peak inverse voltage is the maximum voltage across the reverse biased diode of a rectifier.

① The Peak inverse voltage is the maximum reverse voltage to which the diode can be subjected.

The equivalent circuit of a HWR when diode is reverse biased (not conducting) is shown below.



Applying KVL to the loop,

$$-V_2 + V_r - i_0 R_L = 0$$

$$\Rightarrow V_r = V_2 \quad (\because i_0 = 0)$$

$$\Rightarrow V_r = V_m \sin \omega t \quad (\because V_2 = V_m \sin \omega t)$$

$$\Rightarrow \boxed{V_{rmax} = V_m = PIV} \quad \text{--- (27)}$$


\therefore PIV for a HWR is equal to the peak secondary voltage of the transformer.

(ii) Full-Wave Rectifier (FWR):

Definition: The rectifier which conducts current (voltage) during both positive and negative half-cycle of the ac input is called Full Wave Rectifier.

@ Centre tapped full wave rectifier:

Circuit diagram and input & output wave forms:




Construction:

It consists of Step down transformer with a centre-tapped secondary winding, two diodes and a load resistor. The input signal is applied to the primary winding of the transformer. The centre-tapped secondary winding of the transformer is connected to two diodes.

Operation:

→ During positive half cycle of the input voltage, end A becomes positive w.r.t end F. Hence the diode D1 conducts & D2 is off & the current flows through RL (Path: ABCDOA) (i_{d1})

Fig: Full wave rectifier



- (a) Secondary voltage wave form
- (b) & (c) Diode current wave form
- (d) Load current wave form
- (e) Load voltage wave form

→ During negative half cycle of the input voltage, end F becomes negative w.r.t end E. Hence the diode D_2 conducts & D_1 is off & the current flows through R_L (Path: FEBCDF) (i_{d_2}) .
Therefore, the current flows through R_L in the same direction (C to D) for both half-cycles of input ac voltage.

Note:

① Advantages @ Merits of Center-tapped FWR:

- (i) The dc output voltage and load current are twice than those of a HWR.
- (ii) The ripple factor is much less (0.482) than that of a HWR (1.21).
- (iii) The efficiency ^(81.2%) is twice that of HWR (40.6%).
- (iv) The T.U.F (Transformer utilization factor) is more.
- (v) No D.C Saturation of transformer secondary winding takes place.

② Disadvantages @ Drawbacks @ Demerits of Center-tapped FWR:

- (i) The output voltage is half of the secondary voltage.
- (ii) The Peak-inverse Voltage (PIV) of a diode is twice that of the diode used in the HWR.
- (iii) It is difficult to locate the centre tap on the secondary winding.
- (iv) Higher PIV diodes are larger in size & costlier.
- (v) It is expensive to manufacture a center-tapped transformer, which produces equal voltage on each half of the secondary winding.

③ Current through diode or current through R_L (I_o)

4 Peak load current (I_m):

Instantaneous supply voltage is,

$$V_1 = V_m \sin \omega t \quad \text{--- (28)}$$

Instantaneous secondary voltage is,

$$V_2 = \frac{N_2}{N_1} V_1 \quad \text{--- (29)}$$

Using (28) in (29), we get

$$V_2 = V_m \sin \omega t \quad \text{--- (30) (Let } N_1 = N_2)$$

The equivalent circuit when the diode D_1 is ON & D_2 is OFF is shown below,




Fig: Equivalent circuit during positive half cycle of ac voltage

Applying KVL to the loop,

$$V_2 - i_o R_f - i_o R_L = 0$$

$$\Rightarrow i_o = \frac{V_2}{R_f + R_L}, 0 \leq \omega t \leq \pi \quad \text{--- (31)}$$

Using (30) in (31), we get

$$i_o = \frac{V_m}{R_f + R_L} \sin \omega t, 0 \leq \omega t \leq \pi$$

$$\Rightarrow \boxed{i_o = I_m \sin \omega t; 0 \leq \omega t \leq \pi} \quad \text{--- (32)}$$

Where, $\boxed{I_m = \frac{V_m}{R_f + R_L}} \quad \text{--- (33)}$

R_f → Forward resistance of the diode.

Eqn (32) gives the current through R_L

Eqn (33) gives the peak load current.

Derivation:

① Average load current or DC load current or DC output current or Average output current (I_{dc}):

DC load current,

$$I_{dc} = \frac{\text{Area under one cycle of } i_o}{\text{Period of } i_o}$$

$$= \frac{\int_0^{\pi} i_o dt}{\pi}$$

$$= \frac{1}{\pi} \left[\int_0^{\pi} I_m \sin \omega t dt \right] \quad (\text{Using 32})$$

$$= \frac{I_m}{\pi} [-\cos \omega t]_0^{\pi}$$

$$\boxed{I_{dc} = \frac{2I_m}{\pi} \text{ or } 0.636 I_m} \quad - (34) \quad (\because \cos \pi = -1, \cos 0 = 1)$$

② Average load Voltage or DC load Voltage or DC output Voltage or Average output Voltage (V_{dc}):

DC load Voltage,

$$V_{dc} = I_{dc} R_L$$

$$= \frac{2I_m}{\pi} R_L \quad (\text{Using 34})$$

$$= \frac{2}{\pi} \left[\frac{V_m}{R_f + R_L} \right] R_L \quad (\text{Using 33})$$

$$\boxed{V_{dc} = \frac{2V_m/\pi}{1 + R_f/R_L}} \quad - (35)$$

If diode is ideal, $R_f = 0$

$$\therefore \boxed{V_{dc} = \frac{2V_m}{\pi} \text{ or } 0.636 V_m} \quad - (36)$$

Note: ① Comparing ③ & ③④, we can

write, $I_{dc} R_{L} = 2 I_{dc} R_{L}$

② Similarly From ⑩ & ③⑤ or ③⑥

$$\begin{aligned} \text{⑥} \quad V_{dc} &= \frac{\text{Area under one cycle of } V_o}{\text{Period of } V_o} \\ &= \frac{\int_0^{\pi} V_o dt}{\pi} \\ &= \frac{\int_0^{\pi} i_o R_L dt}{\pi} \quad [\because V_o = i_o R_L] \\ &= \frac{1}{\pi} \left(\int_0^{\pi} i_o dt \right) R_L \\ &\Rightarrow = \frac{2V_m/\pi}{1 + R_f/R_L} \quad (\text{Same as } 35) \end{aligned}$$

③ RMS load current (I_{rms}):

RMS load current.

$$I_{rms} = \sqrt{\frac{\text{Area under one cycle of } i_o^2}{\text{Period of } i_o}}$$

$$= \sqrt{\frac{\int_0^\pi i_o^2 d\omega t}{\pi}}$$

$$= \sqrt{\frac{1}{\pi} \left[\int_0^\pi I_m^2 \sin^2 \omega t d\omega t \right]} \quad (\text{Using 32})$$

$$= \sqrt{\frac{I_m^2}{\pi} \int_0^\pi \left(\frac{1 - \cos 2\omega t}{2} \right) d\omega t} \quad (\because \sin^2 \theta = \frac{1 - \cos 2\theta}{2})$$

$$= I_m \sqrt{\frac{1}{2\pi} \left\{ (\omega t)_0^\pi - \left(\frac{\sin 2\omega t}{2} \right)_0^\pi \right\}} \quad (\because \sin 2\pi = \sin 0 = 0)$$

$$= \frac{I_m}{\sqrt{2}}$$

$$\boxed{I_{rms} = \frac{I_m}{\sqrt{2}}} \quad - (37)$$

NOTE: ① Comparing (12) & (37), we can write
 $I_{rms}(FWR) = \sqrt{2} I_{rms}(HWR)$ or $1.414 I_{rms}(HWR)$
 ② Similarly from (13) & (14) & (38) & (39), we can write
 $V_{rms}(FWR) = \sqrt{2} V_{rms}(HWR)$ or $1.414 V_{rms}(HWR)$

④ RMS load voltage (V_{rms}):

RMS load voltage.

$$V_{rms} = I_{rms} R_L$$

$$= \frac{I_m}{\sqrt{2}} R_L \quad (\text{Using 37})$$

$$= \frac{1}{\sqrt{2}} \frac{V_m}{R_f + R_L} R_L \quad (\text{Using 33})$$

$$\boxed{V_{rms} = \frac{V_m / \sqrt{2}}{1 + R_f / R_L}} \quad - (38)$$

If diode is ideal, $R_f = 0$

$$\therefore \boxed{V_{rms} = \frac{V_m}{\sqrt{2}}} \quad - (39)$$

$$V_{rms} = \sqrt{\frac{\text{Area under one cycle of } V_o^2}{\text{Period of } V_o}}$$

$$= \sqrt{\frac{\int_0^\pi V_o^2 d\omega t}{\pi}}$$

$$= \sqrt{\frac{1}{\pi} \int_0^\pi i_o^2 R_L^2 d\omega t} \quad (\because V_o = i_o R_L)$$

$$= \sqrt{\frac{1}{\pi} \int_0^\pi i_o^2 d\omega t} \times R_L$$

$$= \frac{I_m}{\sqrt{2}} R_L$$

$$\Rightarrow = \frac{V_m / \sqrt{2}}{1 + \frac{R_f}{R_L}} \quad (\text{Same as (38)})$$

5) Ripple factor (γ):

RIPPLE factor.

$$\gamma = \frac{V_{ac}}{V_{dc}} \quad \text{--- (*)}$$

$$= \frac{\sqrt{V_{rms}^2 - V_{dc}^2}}{V_{dc}} \quad \text{(Using 18)}$$

$$= \sqrt{\left(\frac{V_{rms}}{V_{dc}}\right)^2 - 1}$$

$$= \sqrt{\left(\frac{V_m/\sqrt{2}}{1 + R_f/R_L}\right)^2 - \left(\frac{2V_m/\pi}{1 + R_f/R_L}\right)^2 - 1}$$

$$= \sqrt{\left(\frac{\pi}{2\sqrt{2}}\right)^2 - 1} \quad \text{(Using 35 & 38)}$$

$$\gamma = 0.483 \text{ @ } 48.3\% \quad \text{--- (40)}$$

6)

$$\gamma = \frac{I_{ac}}{I_{dc}}$$

$$= \frac{\sqrt{I_{rms}^2 - I_{dc}^2}}{I_{dc}} \quad \text{(Using 1)}$$

$$= \sqrt{\left(\frac{I_{rms}}{I_{dc}}\right)^2 - 1}$$

$$= \sqrt{\left(\frac{I_m/\sqrt{2}}{2I_m/\pi}\right)^2 - 1}$$

$$= \sqrt{\left(\frac{\pi}{2\sqrt{2}}\right)^2 - 1}$$

$$= 0.483 \cdot \text{(Same as (40))}$$

6) Efficiency @Rectification efficiency @Power conversion efficiency (η)

Efficiency,

$$\eta = \frac{P_{dc}}{P_{ac}} \quad \text{--- (**)}$$

$$= \frac{I_{dc}^2 R_L}{I_{rms}^2 (R_f + R_L)}$$

$$= \frac{(2I_m/\pi)^2 R_L}{(I_m/\sqrt{2})^2 (R_f + R_L)}$$

$$= \frac{8}{\pi^2} \frac{R_L}{R_f + R_L}$$

$$\eta = 81.2\% \text{ @ } 0.812 \quad \text{--- (41)}$$

If diode is ideal, $R_f = 0$

$$\eta = 0.812 \text{ @ } 81.2\% \quad \text{--- (42)}$$

From (*) & (40), we can write

$$\gamma = \frac{V_{ac}}{V_{dc}} = 48.3\%$$

$$\Rightarrow V_{ac} = 48.3\% \text{ of } V_{dc}$$

Note: ① From (***) & (42), we can write

$$\eta = \frac{P_{dc}}{P_{ac}} = 81.2\% \Rightarrow \boxed{P_{dc} = 81.2\% \text{ of } P_{ac}} \quad (43)$$

② From (22) & (42), we can write

$$\eta(\text{FWR}) = 2 \eta(\text{HWR})$$

⑦ Percentage regulation @ Voltage regulation (% Regulation)

$$\% \text{ Regulation} = \frac{V_{NL} - V_{FL}}{V_{FL}} \times 100 \quad (44)$$

$$= \frac{\frac{2V_m}{\pi} - \frac{(2V_m/\pi) R_L}{R_f + R_L}}{\frac{(2V_m/\pi) R_L}{R_f + R_L}} \times 100$$

$$= \frac{2V_m}{\pi} \left(1 - \frac{R_L}{R_f + R_L}\right) \times 100$$

$$= \frac{2V_m}{\pi} \left(\frac{R_L}{R_f + R_L}\right)$$

$$= \frac{R_f + R_L - R_L}{R_f + R_L} \times 100$$

$$= \frac{R_f}{R_f + R_L} \times 100$$

$$\boxed{\% \text{ Regulation} = \frac{R_f}{R_L} \times 100} \quad (45)$$

If diode is ideal, $R_f = 0$

$$\therefore \boxed{\% \text{ Regulation} = 0} \quad (46)$$

From (25) & (45),

% Regulation for HWR =
% Regulation for FWR

$$V_{FL} = V_{dc} = \frac{2V_m/\pi}{1 + R_f/R_L}$$

$$\Rightarrow V_{FL} = \frac{(2V_m/\pi) R_L}{R_f + R_L}$$

$$\text{At } V_{NL} = V_{dc} |_{R_L = \infty}$$


$$= \frac{2V_m/\pi}{1 + R_f/\infty}$$

$$V_{NL} = \frac{2V_m}{\pi} \quad (\because \frac{R_f}{\infty} = 0)$$

⑧ Peak inverse Voltage @ Peak reverse Voltage (PIV)

The equivalent circuit of FWR when D_1 is ON & D_2 is OFF is shown in fig (**)

The equivalent circuit of FWR when D_1 is OFF & D_2 is ON is shown in fig (***)



Fig(44): During negative half cycle of input


Applying KVL to the loop.

$$-V_2 - V_2 + V_r = 0$$

$$\Rightarrow V_r = 2V_2$$

$$\Rightarrow V_r = 2V_m \sin \omega t$$

$$\Rightarrow \text{PIV} = V_{r\max} = 2V_m \quad (\text{Using 30}) \quad (47)$$



Fig(45): During Positive half cycle of input

Applying KVL to the loop.

$$+V_2 + V_2 - V_r = 0$$

$$\Rightarrow V_r = 2V_2$$

$$\Rightarrow V_r = 2V_m \sin \omega t$$

$$\Rightarrow \text{PIV} = V_{r\max} = 2V_m \quad (\text{Using 30}) \quad (47)$$

Note: From (27) & (47), we can write
 $(\text{PIV})_{\text{FLR}} = 2(\text{PIV})_{\text{HLR}}$

(b) Full-Wave bridge rectifier:

Circuit diagram:




Fig: Full-Wave bridge rectifier

Construction:

It consists of a Step down transformer, four diodes & a load resistor. The primary coil of a transformer is connected to ac input and secondary coil to a load resistor (RL) through diodes.

Operation:

→ During positive half cycle of the input voltage, end A becomes positive w.r.t end C. Hence the diodes D1 & D3 are

ON & D_3 and D_4 are OFF. The current flows through R_L (Path: ABCDEFA)

→ During negative half cycle of the input voltage, end A becomes negative w.r.t end F. Hence the diodes D_3 & D_4 are ON & D_1 & D_2 are OFF. The current flows through R_L (Path: FECDBAF)

Therefore, the current flows through R_L in the same direction (C to D) for both half-cycles of input ac voltage.




Fig:

- (a) Secondary voltage Wave form
- (b) & (c) Diode current Waveforms
- (d) Load current Wave form
- (e) Load Voltage Wave form.

Note:

ⓐ Advantages ⓑ Merits of Full-Wave bridge rectifier

- (i) The center-tapped transformer is not required.
- (ii) The transformer is less costly.
- (iii) The PIV is one-half that of the Centre-tap circuit.
- (iv) The output is twice that of the Centre-tap circuit for the same secondary voltage.

- (vi) The T.U.F (Transformer Utilization factor) is more.
- (vii) Less D.C Saturation of transformer Secondary winding
- (viii) It can be used in applications where floating output terminals are allowed.

② Disadvantages @ Drawbacks @ Demerits of Full Wave bridge rectifier:

- (i) It requires four diodes
- (ii) As during each half-cycle of a.c input two diodes that conduct are in series, therefore, voltage drop in the internal resistance of the rectifying unit will be twice as compared to centre tap circuit.

③ Current through R_L (i_o) & Peak load current (I_m):

Instantaneous supply voltage is,

$$V_1 = V_m \sin \omega t \quad \text{--- (48)}$$


Instantaneous secondary voltage is,

$$V_2 = \frac{N_2}{N_1} V_1 \quad \text{--- (49)}$$

Using (48) in (49), & assuming $N_1 = N_2$, we can write,

$$V_2 = V_m \sin \omega t \quad \text{--- (50)}$$

The equivalent circuit when the diodes D_1 & D_2 are ON & the diodes D_3 & D_4 are OFF is shown below,



Applying KVL to the loop

$$V_2 - i_o R_f - i_o R_L - i_o R_f = 0$$

$$\Rightarrow i_o = \frac{V_2}{2R_f + R_L}, \quad 0 \leq \omega t \leq \pi \quad \text{--- (51)}$$

Using (50) in (51), we get

$$i_o = \frac{V_m}{2R_f + R_L} \sin \omega t, \quad 0 \leq \omega t \leq \pi$$

$$\Rightarrow i_o = I_m \sin \omega t ; 0 \leq \omega t \leq \pi \quad - (52)$$

$$\text{Where, } I_m = \frac{V_m}{2R_f + R_L} \quad - (53)$$

Where, $R_f \rightarrow$ Forward resistance of the diode

Eqn (52) gives the current through R_L

Eqn (53) gives the peak load current @ maximum load current

Derivations

- ① Average load current @ DC load current @ DC output current @ Average output current (I_{dc}):

$$I_{dc} = \frac{\text{Area under one cycle of } i_o}{\text{Period of } i_o}$$

$$I_{dc} = \frac{2I_m}{\pi} \text{ @ } 0.636I_m \text{ @ } \frac{2V_m/\pi}{2R_f + R_L} \quad - (54) \quad (\text{Using } 53)$$

- ② Average load Voltage @ DC load Voltage @ DC output Voltage @ Average output voltage (V_{dc}):

$$V_{dc} = I_{dc} R_L$$

$$= \frac{2I_m}{\pi} R_L \quad (\text{Using } 54)$$

$$V_{dc} = \frac{2V_m/\pi}{1 + 2(R_f/R_L)} \quad - (55) \quad (\text{Using } 53)$$

If diode is ideal, $R_f = 0$

$$\therefore V_{dc} = \frac{2V_m}{\pi} \text{ @ } 0.636V_m \quad - (56)$$

- ③ RMS load current (I_{rms}):

$$I_{rms} = \sqrt{\frac{\text{Area under one cycle of } i_o^2}{\text{Period of } i_o}}$$

$$I_{rms} = \frac{I_m}{\sqrt{2}} \text{ @ } \frac{V_m/\sqrt{2}}{2R_f + 0} \quad - (57) \quad (\text{Using } 53)$$

4) RMS Load Voltage (V_{rms}):

$$V_{rms} = I_{rms} R_L$$

$$V_{rms} = \frac{V_m / \sqrt{2}}{1 + 2(R_f / R_L)} \quad \text{--- (58)}$$

If diode is ideal, $R_f = 0$.

$$\therefore V_{rms} = \frac{V_m}{\sqrt{2}} \quad \text{--- (59)}$$

5) Ripple factor (γ):

$$\gamma = \frac{V_{ac}}{V_{dc}}$$

$$\gamma = 0.483 @ 48.3\% \quad \text{--- (60)}$$

6) Efficiency @ Rectification efficiency @ Power Conversion efficiency (η):

$$\eta = \frac{P_{dc}}{P_{ac}}$$

$$\eta = \frac{0.812}{1 + 2(R_f / R_L)} \quad \text{--- (61)}$$

If diode is ideal, $R_f = 0$

$$\therefore \eta = 0.812 @ 81.2\% \quad \text{--- (62)}$$

7) Percentage regulation @ Voltage regulation (% Regulation):

$$\begin{aligned} \% \text{ Regulation} &= \frac{V_{NL} - V_{FL}}{V_{FL}} \times 100 \\ &= \frac{\frac{2V_m}{\pi} - \frac{(2V_m / \pi) R_L}{2R_f + R_L}}{\frac{(2V_m / \pi) R_L}{2R_f + R_L}} \times 100 \end{aligned}$$


$$\% \text{ Regulation} = \frac{2R_f}{R_L} \times 100 \quad \text{--- (63)}$$

If diode is ideal, $R_f = 0$


$$\therefore \% \text{ Regulation} = 0 \quad \text{--- (64)}$$

8) Peak inverse Voltage @ Peak reverse Voltage (PIV) @ (PRV)

The equivalent circuit of full wave bridge rectifier when D_1 & D_2 are ON and D_3 & D_4 are OFF is shown in fig (*)



The equivalent circuit of full wave bridge rectifier when D_3 & D_4 are ON and D_1 & D_2 are OFF is shown in fig (**)



Applying KVL to ABFEA

$$V_2 - V_r = 0 \quad (ABFEA)$$

$$\Rightarrow V_r = V_2 = V_m \sin \omega t \quad (V_{avg} 50)$$

$$\Rightarrow \boxed{PIV = V_{rmax} = V_m}$$

Note: $\odot f_{out} = 2 f_m$
 (FLR O/P freq) = $(2 \times i/p \text{ freq})$

Applying KVL to ACEFA

\odot ABCEFA

$$-V_2 + V_r = 0$$


$$\Rightarrow V_r = V_2 = V_m \sin \omega t$$

$$\Rightarrow \boxed{PIV = V_{rmax} = V_m}$$

* Filters \odot Filter circuits:

The output of the rectifier is pulsating dc i.e. it contains ac and dc components.

A device which ^(filter out) removes the a.c component (ripple) from the rectified output is called filter.



The most commonly used filter circuits are

- ① Capacitor filter
- ② Inductor filter
- ③ Choke input (LC) filter
- ④ π -filter (Capacitor input)

HWR With Capacitor filter:

Fig ① Shows a HWR with capacitor filter.

The reactance of a capacitor is

$$X_c = \frac{1}{2\pi f c}$$

For DC, $f=0$. $\therefore X_c = \infty$ i.e. capacitor offers infinite reactance to d.c (Capacitor passes a.c signal but blocks d.c)

Fig ② Shows different waveforms

→ During the positive half-cycle of the

ac input voltage, the diode is forward biased (conducts) and it charges the capacitor to the peak value of secondary transformer voltage (V_m) (indicated by 'a'). The charging time is negligible.





FIG ①: HWR With Capacitor filter

When the ac input voltage falls below V_m , the capacitor discharges through the load resistance (indicated by 'a b'). This discharging of the capacitor continues until the diode starts conducting again.

This process is repeated again and again and the output voltage waveform becomes 'a b c d'.



The ripple factor with 'C' filter is,

$$\gamma = \frac{1}{2\sqrt{3} f R_L C}$$

$f \rightarrow$ Frequency of the supply V_{rms}
 $R_L \rightarrow$ Load resistance
 $C \rightarrow$ Capacitance value of capacitor

Note: ① The process of removing ac components (ripples) from the rectified output is called filtering.

② The discharging time (t_d) is,

$$t_d = C \cdot R_L$$

where, $C \rightarrow$ Capacitance value of the capacitor
 $R_L \rightarrow$ Load resistance.

③ Without capacitor filter, output varies between Zero & V_m
 With capacitor filter, output varies between $[V_m - V_{r(p-p)}]$ & V_m

④ $V_{r(p-p)} = \frac{I_{dc}}{fC} = \frac{V_{dc}}{fC R_L}$ $V_{r(p-p)} \rightarrow$ Peak to Peak ripple voltage on capacitor.

⑤ $V_{dc} = V_m - \frac{I_{dc}}{2fC} = V_m - \frac{V_{dc}}{2fC R_L}$

$$\textcircled{6} V_{dc} = \frac{V_m}{\left(1 + \frac{1}{2fC R_L}\right)}$$

2) Full Wave Rectifier with Capacitor filter:

Fig ③ Shows a FWR with capacitor filter.

Fig ④ Shows different waveforms.




Fig ③: FWR with capacitor filter

\rightarrow During the positive half-cycle of the ac input voltage, the diode D_1 is forward biased and it

charges the capacitor to the peak value of secondary transform

Voltage (V_m) (indicated by oa).
 When the transformer secondary voltage falls below V_m , the capacitor discharges through the load resistance (D_1 stop conducting) and this continues until the diode D_2 start conducting again. This process is repeated again and again and the output waveform becomes 'abcde'.




Fig 4: Different Waveform

The ripple factor with 'c' filter is,

$$\gamma = \frac{1}{4\sqrt{3}fRLC}$$

3) Full Wave bridge rectifier with capacitor filter:




Fig 5 shows a FW bridge rectifier with capacitor filter.

Fig 6 shows different waveform.

→ During the positive half-cycle of the ac input voltage, diodes D_1 and D_2 conduct & charge the capacitor to the peak value of the secondary transformer voltage (V_m) (indicated by oa).

When the transformer secondary voltage falls below V_m (D_1 & D_2 stop conducting), the capacitor

Fig 5: Full wave bridge rectifier with capacitor filter




Fig 6: Different waveform

discharges through the load resistance and this continues

until the diodes D_3 & D_4 start conducting (indicated by ab) again. This process is repeated again & again and output waveform becomes 'oabcdetfg'.

The ripple factor with 'C' filter is,

$$\gamma = \frac{1}{4\sqrt{3}fR_L C}$$

Note: ① $V_{r(p-p)} = \frac{I_{dc}}{2fc} = \frac{V_{dc}}{2fcR_L}$

② $V_{dc} = V_M - \frac{I_{dc}}{4fc} = V_M - \frac{V_{dc}}{4fcR_L}$ ③

$$V_{dc} = \frac{V_M}{1 + \frac{1}{4fcR_L}}$$

For FW center tap rectifier & FW bridge rectifier

③ Advantages of capacitor filter:



- (i) Low cost (ii) Small size (iii) Little weight
- (iv) Good characteristics (v) An inexpensive filter for light loads (ie load with larger value of resistance)
- (vi) Suitable for small load currents (say upto 50mA) [Used in transistor radio battery eliminators]

④ Disadvantages of capacitor filter:

- (i) Not suitable for heavy loads (ie a load with smaller value of resistance)
- (ii) Ripple factor depends on load resistance

Note: ① Zener diode

(i) Circuit symbol:



(ii) Junction breakdown:

When a junction diode is reverse biased, a very small

reverse saturation current flows through the diode. Zener diodes are the diodes which are designed to operate in the breakdown region. They are also called as breakdown

⊗ Avalanche diodes

When the reverse voltage is sufficiently increased, the junction breaks down and a large reverse current flows. If a resistor (R₁) is connected in series with the diode, the current is limited & will not destroy the device.

(iii) Voltage regulators:

A circuit which converts unregulated dc to regulated (constant) dc is called voltage regulator




Fig: Block diagram of Regulated dc Power Supply

⊗ Zener diode Voltage regulators:

Under reverse bias condition, the voltage across the Zener diode remains constant (even input changes). Hence Zener diode is sometimes called as voltage regulator

The Zener current (I_Z) must satisfy the

Condition

$$I_{ZK} < I_Z < I_{ZM}$$

I_Z should be selected as I_{ZT} (Specified test current (usually 20mA))

Where I_{ZK} → Diode Knee Voltage @ Minimum reverse current to sustain breakdown

I_{ZM} → Maximum Zener current limited by the maximum power dissipation (P_D)

$$P_D = V_Z I_{ZM}$$

① Zener diode Voltage regulator Under no load (a)
(Regulator circuit with no load) (b) Under no load

Fig shows the Zener voltage regulator with no load




Fig: Zener voltage regulator with no load

→ V_s is the unregulated dc voltage (output from rectifier with filter) greater than the Zener breakdown voltage (V_Z).

→ Hence ^{OP} $V_o = V_Z \rightarrow$ constant

→ Current I_Z must satisfy the condition.

$$I_{ZK} < I_Z < I_{ZM} \quad \text{Where}$$

→ Normally I_Z is selected as I_{ZT} (specified test current).

→ Applying KVL to the loop

$$V_s - I_Z R_1 - V_Z = 0$$

$$\Rightarrow I_Z = \frac{V_s - V_Z}{R_1} \quad \text{or} \quad R_1 = \frac{V_s - V_Z}{I_Z}$$

$I_{ZK} \rightarrow$ minimum Zener current to sustain breakdown

$I_{ZM} \rightarrow$ maximum Zener current (to take power dissipation less than the maximum permissible value (P_o))

minimum Zener current,

$$I_{Zmin} = \frac{V_{smin} - V_Z}{R_1}$$

Maximum Zener current,

$$I_{Zmax} = \frac{V_{smax} - V_Z}{R_1}$$

→ Power dissipated in R_1 ,

$$P_{R_1} = I_Z^2 R_1$$

② Loaded regulator (a) Loaded Zener voltage regulator (b)
(Shunt regulator)

Fig shows the Zener voltage regulator with load




Fig: Zener Voltage regulator with load

→ V_s is the unregulated dc voltage (output from rectifier with filter)

→ Voltage across R_L = Voltage across Zener diode

$$i.e. V_o = V_z \quad \text{--- (1)}$$

→ We have from KCL at node P.

$$I_1 = I_2 + I_L \quad \text{--- (2)}$$

→ Applying KVL to loop APBC, we get.

$$V_s - I_1 R_1 - V_z = 0$$

$$\Rightarrow I_1 = \frac{V_s - V_z}{R_1} \quad \text{--- (3)}$$

→ When $I_L = I_{Lmax}$, $I_2 = I_{zmin}$, we get (from con 2)

$$I_1 = I_{zmin} + I_{Lmax} \quad \text{--- (4)}$$

For a Zener diode with an $I_{ZT} = 20mA$, $I_{zmin} = 5mA$

→ When $I_L = 0$, entire I_1 flows through the Zener diode.

We should ensure that the total current does not exceed the maximum Zener diode current (I_{zm}), Now con 2 becomes,

$$I_1 = I_{zm} \quad \text{--- (5)}$$

[∵ $I_2 = I_{zm}$, $I_L = 0$ in con 2]

→ Equating 4 & 5, we get

$$I_{zm} = I_{zmin} + I_{Lmax} \quad \text{--- (6)}$$

→ Using 5 in 3, we get

$$I_{zm} = \frac{V_s - V_z}{R_1} \quad \text{--- (7)}$$

$$R_1 = \frac{V_s - V_z}{I_{zm}} \quad \text{--- (8)}$$

Note: ① I_b Input Voltage V_s varies

Using ② & ③, $I_z = \left(\frac{V_s - V_z}{R_1} \right) - I_L$

$\Rightarrow \frac{V_{smin} - V_z}{R_1} - I_{Lmax} > I_{zmin}$ ④ $R_{1(max)} = \frac{V_{smin} - V_z}{I_{zmin} + I_{Lmax}}$

⑤ $\frac{V_{smax} - V_z}{R_1} - I_{Lmin} < I_{zmax}$ ⑥ $R_{1(min)} = \frac{V_{smax} - V_z}{I_{zmax} + I_{Lmin}}$


② Power Supply Performance

The dc output voltage in a dc power supply varies due to

- ① Source effect
- ② Load effect

① Source effect

Without load




→ The Equivalent circuit of Zener Voltage regulator under no load is shown in fig 2.

→ From voltage divider rule,

$$\Delta V_o = \frac{\Delta V_s R_z}{R_1 + R_z}$$

With load



$$\Delta V_o = \frac{\Delta V_s (R_z || R_L)}{R_1 + (R_z || R_L)}$$

→ The change in the output voltage ΔV_o due to the change in the d.c. voltage (ac supply voltage) is called source effect

ie Source effect = ΔV_o for a 10% change in V_s

→ The source effect expressed as a percentage of the dc output voltage V_o is called the line regulation (3)

ie line regulation = $\frac{\Delta V_o \text{ for a 10\% change in } V_s \times 100\%}{V_o}$





Fig 3

(4) Load effect:

Thevenin's equivalent circuit of the Zener voltage regulator with load is shown in fig 4



$$\Delta V_{th} = \Delta I_L (R_1 || R_2)$$

→ The change in load voltage is due to the change in voltage ΔV_{th} , which is due to change in current.

→ The change in the output voltage (ΔV_o) due to the change in the load current (ΔI_L) is called load effect.

ie load effect = ΔV_o for ΔI_L

→ The load effect expressed as a percentage of the dc output voltage (V_o) is called the load regulation

ie load regulation = $\frac{\Delta V_o \text{ for } \Delta I_L \times 100\%}{V_o}$




Fig 5

Problem 1:

- ① Determine the level of reverse saturation current at temperature of 35°C and 45°C for a junction which has $I_0 = 30 \mu A$ at 25°C.

Sol: Given $I_0(T_1) = 30 \times 10^{-9} A$ at $T_1 = 25^\circ C$

$I_0(T_2) = ?$ at $T_2 = 35^\circ C$

$I_0(T_2) = ?$ at $T_2 = 45^\circ C$

Likewise

$I_0(T_2) = I_0(T_1) \left[2^{(T_2 - T_1)/10} \right]$

$I_0(T_2) = 30 \times 10^{-9} \left[2^{(45 - 25)/10} \right]$

$I_0(T_2) = 30 \times 10^{-9} \left[2^{(35 - 25)/10} \right]$

$I_0(T_2) = 120 \mu A$ at $T_2 = 45^\circ C$

$I_0(T_2) = 60 \mu A$ at $T_2 = 35^\circ C$

- ② A Silicon Pn-junction has a reverse saturation current of $I_0 = 30 \mu A$ at a temperature of 300K. Calculate the junction current when the applied voltage is @ 0.7V forward bias, @ 10V reverse bias.

Sol:

Ⓐ Given $I_0 = 30 \times 10^{-9} A$,

Ⓑ Given $I_0 = 30 \times 10^{-9} A$

$T = 300 K$

$T = 300 K$

$V_0 = 0.7 V$

$V_0 = -10 V$

Likewise

$I_D = I_0 (e^{V_D / \eta V_T} - 1)$

$I_D = 30 \times 10^{-9} (e^{-19.2} - 1)$

$= 30 \times 10^{-9} (e^{13.46} - 1)$

$I_D = -30 \mu A$

$I_D = 21 mA$

$\left(\frac{V_D}{\eta V_T} = \frac{-10}{2 \times 1.38 \times 10^{-23} \times 300} = -19.2 \right)$

$\left(\therefore \frac{V_D}{\eta V_T} = \frac{V_D}{\eta \cdot kT/q} = \frac{0.7}{2 \times 1.38 \times 10^{-23} \times 300} = 13.46 \right)$

③ A Silicon pn-junction has a reverse saturation current of 30 nA at a temperature of 300 K . Calculate the junction forward-bias voltage required to produce a current of (a) 0.1 mA , (b) 10 mA .

Sol: We have,

$$I_D = I_0 (e^{V_D/nV_T} - 1)$$

$$\Rightarrow V_D = nV_T \ln\left(\frac{I_D}{I_0} + 1\right)$$

Given, $n = 2$ (Si)

$$I_0 = 30 \times 10^{-9}\text{ A}$$

$$T = 300\text{ K}$$

(a) $V_D = ?$ at $I_D = 0.1 \times 10^{-3}\text{ A}$

(b) $V_D = ?$ at $I_D = 10 \times 10^{-3}\text{ A}$

$$V_T = 26 \times 10^{-3}\text{ V at } T = 300\text{ K}$$

(a)

$$V_D = 2 \times 26 \times 10^{-3} \ln\left(\frac{0.1 \times 10^{-3}}{30 \times 10^{-9}} + 1\right)$$


$$V_D = 421.8\text{ mV}$$

(b)

$$V_D = 2 \times 26 \times 10^{-3} \ln\left(\frac{10 \times 10^{-3}}{30 \times 10^{-9}} + 1\right)$$

$$V_D = 661.27\text{ mV}$$

④ Calculate the forward and reverse resistances offered by a silicon diode with the characteristics in fig (a), at $I_F = 100\text{ mA}$, and at $V_R = 50\text{ V}$.



Ans: From the characteristics,

At $I_F = 100\text{mA}$, $V_F \approx 0.75\text{V}$

\therefore Forward resistance,

$$R_F = \frac{V_F}{I_F}$$

$$= \frac{0.75}{100 \times 10^{-3}}$$

$$R_F = 7.5 \Omega$$

At $V_R = 50\text{V}$, $I_R \approx 100\mu\text{A}$

\therefore Reverse resistance,


$$R_R = \frac{V_R}{I_R}$$

$$= \frac{50}{100 \times 10^{-9}}$$

$$R_R = 500\text{M}\Omega$$

$\therefore I_R \ll I_F$
 $R_R \gg R_F$

- 6) Determine the dynamic resistance at a forward current of 70mA for the diode characteristics given in fig 5. Also estimate the diode dynamic resistance & cut-in voltage of the diode.



Q4: Dynamic resistance, r_d

$$r_d = \frac{\Delta V_F}{\Delta I_F} = \frac{V_{F2} - V_{F1}}{I_{F2} - I_{F1}}$$


Let us take two points on the curve at $(70 \text{ mA} \pm 30 \text{ mA})$

At $I_{F2} = 100 \text{ mA}$, $V_{F2} =$

At $I_{F1} = 40 \text{ mA}$, $V_{F1} =$

$$\therefore r_d = \frac{0.75 - 0.725}{100 \times 10^{-3} - 40 \times 10^{-3}}$$

$$r_d = 0.4166 \Omega$$




Diode dynamic resistance

$$r_d' = \frac{26 \times 10^{-3} \text{ V}}{I_F} = \frac{26 \times 10^{-3}}{70 \times 10^{-3}} = 0.371 \Omega$$

From the knee of the characteristics, $V_{th} = 0.7 \text{ V}$

Q6: From the characteristics shown below identify the diode and give its rating.



Sol: From the knee of the characteristics,

$$V_{th} \approx 0.6V$$

∴ Diode used in the given characteristics is a Silicon diode

Rating:

Maximum forward current, $I_{F(max)} = 250mA$

Cut-in voltage, $V_{th} = 0.6V$

Reverse saturation current, $I_0 = 1mA$

Reverse breakdown voltage $V_{BR} = 100V$

Maximum reverse voltage, $V_{R(max)} = 75V$ (75% of 100V)

7 Plot the forward & reverse characteristics of a diode, given the following data:


Cut-in voltage = 0.6V, Reverse breakdown voltage = 40V,

Nominal reverse current = 1mA, Forward current = 20mA at a forward voltage of 0.65V. Forward current = 60mA at a forward voltage of 0.7V.


Sol: Given, $V_{th} = 0.6V$, $I_0 = 1mA$, $V_{BR} = 40V$,

$I_F = 20mA$ at $V_F = 0.65V$. $I_F = 60mA$ at $V_F = 0.7V$ (Point B)

The forward & reverse characteristics of the diode is shown below.



- 8 Find the static forward resistance at a forward current of 20mA for the diode whose characteristics is shown below. Further, find the dynamic resistance at 20mA using (i) the characteristics and (ii) the forward current. Estimate the value of the substrate resistance.



Sol: Static forward resistance.

$$R_F = \frac{V_F}{I_F} = \frac{0.33V}{20 \times 10^{-3}A} = \underline{\underline{16.5 \Omega}} \quad (\text{At } I_F = 20mA, V_F = 0.33V)$$

(i) Dynamic resistance from the characteristics.

$$r_d = \frac{\Delta V_F}{\Delta I_F} = \frac{V_{F2} - V_{F1}}{I_{F2} - I_{F1}} = \frac{0.35 - 0.31}{(30 - 10) \times 10^{-3}} = \underline{\underline{2 \Omega}}$$

(ii) Dynamic resistance using forward current (Pure ac resistance)

$$r_d' = \frac{0.026}{I_F} = \frac{0.026}{20 \times 10^{-3}} = \underline{\underline{1.3 \Omega}}$$

Substrate resistance.

$$r_{\text{Substrate}} = r_d - r_d' = 2 - 1.3 = \underline{\underline{0.7 \Omega}}$$

$$\text{At } I_{F1} = 20mA - 10mA = 10mA \quad V_{F1} = 0.31V$$

$$\text{At } I_{F2} = 20mA + 10mA = 30mA \quad V_{F2} = 0.35V$$

- 9 Construct the piecewise linear characteristic for a Si diode that has a 0.25Ω dynamic resistance and a 200mA maximum forward current.

sol: Cut-in voltage of Si diode, $V_H = 0.7\text{V}$

STEP 1: Draw the voltage and current axis.

STEP 2: Mark point A at $V_F = 0.7\text{V}$ on the V_F axis i.e. $A(0.7, 0)$

STEP 3: By definition,


$$r_d = \frac{\Delta V_F}{\Delta I_F}$$

$$\Rightarrow \Delta V_F = r_d \times \Delta I_F = 0.25 \times 200 \times 10^{-3} = 0.05\text{V}$$

$$\therefore V_F = 0.7 + 0.05 = 0.75\text{V}$$



Now mark point B at $V_F = 0.75\text{V}$ & $I_F = 200\text{mA}$ i.e. $B(0.75, 200 \times 10^{-3})$

STEP 4: Join AB to get the piecewise linear characteristic of Si diode



- 10 A Silicon diode is used in the circuit shown in fig 10. Calculate the diode current.

sol:




Applying KVL to the loop,

$$V - I_F R - V_F = 0$$

$$\Rightarrow I_F = \frac{V - V_F}{R} = \frac{15 - 0.7}{4.7 \times 10^3} = \underline{\underline{3.042\text{mA}}}$$

11 A diode is in series with 220Ω and the voltage across the resistor is $4V$. What is the current through the diode?



Sol: Current through the diode is,


$$I_D = \text{Current through resistor}$$

$$= \frac{\text{Voltage across the resistor}}{\text{Resistance}}$$


$$= \frac{4}{220}$$

$$I_D = 18.18 \text{ mA}$$

12 Calculate the load current for the circuit shown in fig 12. (Ideal diode)




Sol: During Forward bias



$$I_F = \frac{20V}{2 \times 10^3 \Omega}$$

$$I_F = 10 \text{ mA}$$

During reverse bias



$$I_F = 0$$

13 In fig 13, calculate the load current, load voltage, load power, diode power and total power.




Fig 13

Sol: Given $V = 15V$, $R = 470\Omega$

Load Current $I_R = \frac{15}{470} = 3.2 \times 10^{-2} A //$


Load Voltage $V_R = I_R \times R = 3.2 \times 10^{-2} \times 470 = 15V$
 (\because Diode is ideal)

Load Power $P_D = I_R \times V_R = 3.2 \times 10^{-2} \times 15 = 0.48W //$


Diode Power $P_{diode} = \text{Diode } V_{Df} \times \text{Diode Current}$
 $= 0W$ (\because Diode Voltage = 0)

Total Power $P_T = V \times I = 15 \times 3.2 \times 10^{-2} = 0.48W$

14) Calculate I_f for the diode circuit in fig (14) assuming that the diode has $V_f = 0.7V$ and $r_d = 0$. Then recalculate the current taking $r_d = 0.25\Omega$.



Sol: With $r_d = 0$



Applying KVL


$$+1.5 - I_f R - 0.7 = 0$$

$$\Rightarrow I_f R = 1.5 - 0.7$$

$$I_f = \frac{1.5 - 0.7}{10}$$

$$I_f = 80mA //$$

With $r_d = 0.25\Omega$





Applying KVL

$$1.5 - I_f R - I_f r_d - V_f = 0$$

$$\Rightarrow I_f = \frac{1.5 - 0.7}{10 + 0.25}$$

$$I_f = 78mA //$$

15) Find the value of resistor R in the circuit shown in fig (15).
 Given, dynamic resistance of the diode is 0.4Ω & the circuit current is 100 mA .



Applying KVL to loop


$$3 - RI_F - r_d I_F - V_D = 0$$

$$\Rightarrow R = \frac{3 - 0.4 \times 100 \times 10^{-3} - 0.3}{100 \times 10^{-3}}$$

$$= \frac{2.66}{100 \times 10^{-3}}$$

$$R = 26.6 \Omega$$

16) A circuit consists of a silicon diode in series with a $2.7 \text{ k}\Omega$ resistor and a battery. Find the supply voltage if the forward current is 1.96 mA .



Applying KVL


$$V - I_F R - V_F = 0$$

$$\Rightarrow V = I_F R + V_F$$


$$= 1.96 \times 10^{-3} \times 2.7 \times 10^3 + 0.7$$

$$V = 5.992 \text{ V}$$

17) Find the current through the diode in the circuit shown in fig (17). Assume diode to be ideal.



Sol: Since diode D is ideal, it acts as a Short circuit. Resistor 5Ω can be neglected since it is in parallel with SC.



∴ Current through the diode is,

$$I = \frac{V}{R} = \frac{10}{50} = \underline{\underline{0.2A}}$$

18) Determine the current I in the circuit shown in fig 18. Assume the diodes to be of Silicon and forward resistance of diodes to be zero.





Fig 18

Sol: Here diode D₁ is forward biased and diode D₂ is reverse biased. ∴ D₁ acts as ^{V_f across of 0.7V} Short circuit and D₂ acts as open circuit (OC).



Applying KVL,



$$V_1 - 2kI - 0.7 - V_2 = 0$$

$$\Rightarrow I = \frac{V_1 - V_2 - 0.7}{2 \times 10^3}$$

$$= \frac{24 - 0.7 - 4}{2 \times 10^3}$$


$$\underline{\underline{I = 9.65mA}}$$

19) Find the Voltage V_A in the circuit shown in fig 19.



Sol:


When voltage is applied, Ge diode ($V_f = 0.3V$) will turn on first and a level of 0.3V is maintained across the parallel circuit. The silicon diode never gets the opportunity to have 0.7V across it and therefore, remains in open-circuit state as shown in fig (*).



$$\therefore V_A = 20 - 0.3 = \underline{19.7V}$$

20) Calculate the diode current in the circuit shown in fig 20. Assume D_1 as Si diode and D_2 as Ge diode.

Sol:






Applying KVL to the loop,

$$15 - IR - 0.7 - 0.3 = 0$$

$$\Rightarrow I = \frac{15 - 1}{R} = \frac{14}{10 \times 10^3}$$

$$\boxed{I = 1.4 \text{ mA}}$$

21) Draw the dc load line for the circuit in fig (21) on the diode forward characteristic given in fig(*)



Applying KVL to the loop.

$$V - I_F R - V_F = 0$$

$$\Rightarrow V = I_F R + V_F \quad (*)$$

Put $I_F = 0$ in eqn (*)

$$V = V_F$$

$$\Rightarrow V_F = V = 5V$$


Put $V_F = 0$ in eqn (*)

$$V = I_F R$$

$$\Rightarrow I_F = \frac{V}{R} = \frac{5}{100} = 50mA$$

Mark Point A at $V_F = 5V$ & $I_F = 0$ & Mark Point B at $V_F = 0$ & $I_F = 50mA$.

Join AB to get the dc load line [fig(**)]



Fig(**)

22) Using the device characteristics in fig (22), determine the required load resistance for the circuit in fig(***)

to give $I_F = 30\text{mA}$.

~~Reqd~~




Fig (***)





Fig (22)

sol:



Applying KVL to the loop,

$$V - I_F R - V_F = 0$$

$$\Rightarrow V = I_F R + V_F$$


Put $I_F = 0$

$$V_F = V = 5\text{V}$$

Mark Point A at $V_F = 5\text{V}$ & $I_F = 0$

Now Plot Point Q at $I_F = 30\text{mA}$

Draw the dc load line from Point A through Q.



From the load line

$$R = \frac{\Delta V_F}{\Delta I_F} = \frac{5}{37.5 \times 10^{-3}} = 13 \Omega$$

23) Determine a new supply voltage for the circuit in fig (1) to give a 50mA diode forward current when $R = 100\Omega$. Also draw the dc load line on the characteristic graph in fig (2).




fig (1)





Fig (2)



Sol:
Plot Point Q on the diode characteristic at $I_F = 50\text{mA}$

Project Point Q on V_F axis,
 $\therefore V_F = 1.1\text{V}$

We know that

$$R = \frac{\Delta V_F}{\Delta I_F}$$

$$\Rightarrow \Delta V_F = \Delta I_F \times R = 50 \times 10^{-3} \times 100 = \underline{5\text{V}}$$

New supply voltage.

$$V = V_F + \Delta V_F = 1.1 + 5 = \underline{6.1\text{V}}$$


Mark Point A at $I_F = 0$ & $V_F = 6.1\text{V}$

Draw dc load line through A & Q.


Q4

S.T in a HWR, the dc voltage across the diode is equal but opposite in polarity of the dc voltage across R_L .

Sol: The equivalent circuit when the diode is conducting & not conducting is shown below,



① Equivalent circuit when diode is conducting



② Equivalent circuit when diode is not conducting

Instantaneous diode voltage (fig 1),

$$V_d = i_o R_f$$

$$\Rightarrow V_d = I_m R_f \sin \omega t, \quad 0 \leq \omega t \leq \pi \quad (\because i_o = I_m \sin \omega t)$$

Applying KVL to the loop of fig 2.

$$-V_2 + V_d - i_o R_L = 0, \quad \pi \leq \omega t \leq 2\pi$$


$$\Rightarrow V_d = V_2 = V_m \sin \omega t, \quad \pi \leq \omega t \leq 2\pi \quad \text{--- (2)}$$

$$\left(\because i_o = 0 \text{ \& } V_2 = V_m \sin \omega t \right)$$

From (1) & (2), we can write

$$V_d = \begin{cases} I_m R_f \sin \omega t; & 0 \leq \omega t \leq \pi \\ V_m \sin \omega t; & \pi \leq \omega t \leq 2\pi \end{cases}$$

The voltage across diode ' V_d ' is shown below (Assuming $R_f = 0$).



Average dc voltage across diode,

$$V_{dc}' = \frac{\text{Area under one cycle of } V_d}{\text{Period of } V_d}$$

$$= \frac{\int_0^{2\pi} V_d d\omega t}{2\pi}$$

$$= \frac{1}{2\pi} \left[\int_0^{\pi} 0 d\omega t + \int_{\pi}^{2\pi} V_m \sin \omega t d\omega t \right]$$

$$= \frac{1}{2\pi} \left[V_m (-\cos \omega t) \Big|_{\pi}^{2\pi} \right]$$

$$= \frac{V_m}{2\pi} (-\cos 2\pi + \cos \pi)$$

$$V_{dc}' = -\frac{V_m}{\pi} \quad (\because \cos \pi = -1, \cos 2\pi = 1)$$

$$\boxed{V_{dc}' = -V_{dc}} \quad \text{--- (3)} \quad \left(\because V_{dc} = \frac{V_m}{\pi} \right) \text{ (from (1), Page (31))}$$

Eqn (3), shows, that the dc voltage across the diode is equal but opposite in polarity of the dc voltage across R_L .

25) Show that the power delivered to the load is maximum in a half-wave rectifier when the load resistance is equal to the forward resistance of the diode. Also find the maximum dc output power.

Sol: W.K.T $P_{dc} = \frac{V_{dc}^2}{R_L}$

$$\Rightarrow P_{dc} = \frac{1}{R_L} \left[\frac{(V_m/\pi) R_L}{R_f + R_L} \right]^2 \quad \left(\because V_{dc} = \frac{V_m/\pi}{1 + R_f/R_L} \right)$$

$$P_{dc} = \left(\frac{V_m}{\pi} \right)^2 \frac{R_L}{(R_f + R_L)^2} \quad \text{--- (*)}$$

DC output power is maximum, when $\frac{dP_{dc}}{dR_L} = 0$

$$\Rightarrow \left(\frac{V_m}{\pi} \right)^2 \left\{ \frac{(R_f + R_L)^2 \cdot 1 - R_L \cdot 2(R_f + R_L)}{(R_f + R_L)^4} \right\} = 0$$

$$\Rightarrow (R_f + R_L)^2 - 2R_L(R_f + R_L) = 0$$

$$\Rightarrow (R_f + R_L)(R_f + R_L - 2R_L) = 0$$

$$\Rightarrow (R_f + R_L)(R_f - R_L) = 0$$

$$\Rightarrow R_f - R_L = 0 \quad \left(\because R_f + R_L \neq 0 \text{ @ } R_f \neq -R_L \right)$$

$$\boxed{R_L = R_f} \quad \therefore \text{Hence Proved}$$

Now maximum output dc power is,

$$P_{d(max)} = \left(\frac{V_m}{\pi} \right)^2 \frac{R_L}{(R_f + R_L)^2} \Big|_{R_L = R_f}$$

$$= \left(\frac{V_m}{\pi} \right)^2 \frac{R_f}{(R_f + R_f)^2}$$

$$\boxed{P_{d(max)} = \left(\frac{V_m}{\pi} \right)^2 \frac{1}{4R_f} \text{ @ } \left(\frac{V_m}{\pi} \right)^2 \frac{1}{4R_f}}$$

26) What is the peak output voltage in the fig (26) if the diode is ideal? What is the average value? What is the dc value? Sketch the output waveform.






Fig (26)

sol: (a) Repeat part (a) if the ideal diode is replaced by a Si diode



Circuit in Positive half cycle



Circuit in negative half cycle

Given $V_{in} = 50V$ (rms)

$\therefore V_m = \sqrt{2} V_{in} = \sqrt{2} \times 50 = 70.710V \rightarrow$ Peak output Voltage (Peak input Voltage)

W.K.T Average value @ DC Value

$V_{dc} = \frac{V_m}{\pi} = \frac{70.710}{\pi} = 22.56V \rightarrow$ Average Value @ DC Value

The diode conducts only for positive half cycle of input signal & the output waveform is shown in fig (*)






Fig (*)



Circuit in Positive half cycle



Circuit in negative half cycle

Applying KVL to the loop


$V_{in} - 0.7 - V_o = 0$

$\Rightarrow V_o = V_m - 0.7$

$$\Rightarrow (V_o)_m = (V_{in})_m - 0.7$$

$$= \sqrt{2} \times 50 - 0.7$$

$$= \underline{70.010V} \rightarrow \text{Peak Output Voltage}$$




Wkt Average @ DC Value is,

$$V_{dc} = \frac{(V_o)_m}{\pi} = \frac{70.010}{\pi} = \underline{22.28V} \rightarrow \text{Average Value @ DC Value}$$

The diode conducts only when the input voltage is at least 0.7V. For levels of V_{in} less than 0.7V, the diode is still in an open-circuit state. The output waveform is shown in fig (**)



27) (a) What is the peak output voltage in fig (27) if the diode is ideal? What is the average @ dc value? Sketch the output waveform



(b) Repeat part (a) if the ideal diode is replaced by second approximation of the diode.

Sol:

(a) Let us assume the given diode as Si diode (cut-in voltage = 0.7V)






Given $V_{in} = 20V$ (RMS)

$$\therefore V_m = \sqrt{2} V_{in} = \sqrt{2} \times 20 = \underline{28.28V} \rightarrow \text{Peak output voltage (Peak input voltage)}$$

Wkt Average Value @ DC Value,

$$V_{dc} = \frac{V_m}{\pi} = \frac{28.28}{\pi} = \underline{9.003V} \rightarrow \text{Average Value @ DC Value}$$

The diode conducts only for negative half cycle of input signal & the output waveform is shown in fig (b)



Applying KVL to the loop,

$$-V_{in} + 0.7 + V_o = 0$$

$$\Rightarrow V_o = V_{in} - 0.7$$

$$\Rightarrow (V_o)_m = (V_{in})_m - 0.7$$

$$= \sqrt{2} \times 20 - 0.7$$

$$(V_o)_m = 27.58V$$

Average Value @ DC Value

$$V_{dc} = \frac{(V_o)_m}{\pi} = \frac{27.58}{\pi} = 8.780V$$


Average Value @ DC Value

Peak Output Voltage

Peak load current (maximum)

$$I_o = \frac{V_{in} - 0.7}{R_L} \Rightarrow I_{o,m} = \frac{(V_{in})_m - 0.7}{R_L}$$

Diode does not conduct during positive half cycle of input signal & during negative half cycle, the diode conducts only when the input voltage is $> 0.7V$. The wave form is shown in fig (**)



28) A diode whose internal resistance is 20Ω , is used to supply power to a $1k\Omega$ load from a $110V$ (rms) source of supply. Calculate (a) Peak load voltage (b) Peak load current (c) DC load voltage (d) DC load current (e) DC load current in our load current (f) DC diode VIF

(h) Total input power to the circuit (i) ^(Average value of load current) Power delivered to the load (j) PIV (k) % Regulation

Given: $R_f = 20\Omega$, $R_L = 1000\Omega$, $V_1 = 110V$ (rms)

(e) Peak load voltage (V_m)

$$\text{Let } \underline{V_2} = \frac{N_2}{N_1} V_1 = V_1 = 110V \quad (\text{Assume } N_1 = N_2)$$

$$V_m = \sqrt{2} V_2 = \sqrt{2} \times 110 = \underline{155.56V}$$

(b) Peak load current (I_m) (c) DC load voltage (V_{dc}) (d) DC load current (I_{dc})

$$\text{Let } I_m = \frac{V_m}{R_f + R_L}$$

$$= \frac{155.56}{20 + 1000}$$

$$\underline{I_m = 152.5\mu A}$$

$$V_{dc} = \frac{V_m/\pi}{1 + R_f/R_L}$$

$$= \frac{155.56/\pi}{1 + 20/1000}$$

$$\underline{V_{dc} = 48.54V}$$

$$I_{dc} = \frac{I_m}{\pi}$$

$$= \frac{152.5 \times 10^{-3}}{\pi}$$

$$\underline{I_{dc} = 48.54\mu A}$$

(e) AC load voltage

(RMS load voltage) (V_{rms})

$$V_{rms} = \frac{V_m/2}{1 + R_f/R_L}$$

$$= \frac{155.56/2}{1 + 20/1000}$$

$$\underline{= 76.25V}$$

(f) RMS load current

(AC load current) (I_{rms})

$$I_{rms} = I_m/\sqrt{2}$$

$$= \underline{76.25\mu A}$$

(g) DC diode voltage

(V_{dc}')

$$V_{dc}' = -V_{dc}$$

$$\underline{V_{dc}' = -48.54V}$$

(h) Total input power to the circuit (P_{in})

$$P_{in} = I_{rms}^2 (R_f + R_L)$$

$$\underline{P_{in} = 5.93W}$$

(i) Power delivered to load (P_{dc})

$$P_{dc} = \frac{V_{dc}^2}{R_L} @ I_{dc}^2 R_L$$

$$= \frac{(48.54)^2}{1000}$$

$$\underline{P_{dc} = 2.356W}$$

(j) PIV (PIV)

$$PIV = V_m$$

$$\underline{PIV = 155.56V}$$

Ⓚ % Regulation

% Regulation = (P_t / P_L) x 100 = (20 / 1000) x 100 = 2

29

The input to a half-wave rectifier is given through a 10:1 transformer from a supply given by 230 sin 314 t V. If R_f = 50Ω & R_L = 500Ω, determine

- Ⓐ DC load voltage Ⓑ Maximum Load Voltage Ⓒ Peak Load current Ⓓ RMS load Voltage Ⓔ PIV across the diode Ⓕ Rectification efficiency Ⓖ DC Power delivered to the load Ⓗ Frequency of the input & output Voltage.

Sol: Given, N_1 : N_2 = 10 : 1, V_1 = 230 sin 314 t V.

R_f = 50Ω, R_L = 500Ω, V_2 = (N_2 / N_1) V_1 = (1 / 10) 230 sin 314 t V

V_2 = 23 sin 314 t V

Comparing with V_2 = V_m sin ω t V

∴ V_m = 23V, ω = 314

2πf = 314

f = (314 / 2π) = 50Hz

Ⓐ V_dc

V_dc = (V_m / π) / (1 + R_f / R_L) = (23 / π) / (1 + 50 / 500)

V_dc = 6.66V

Ⓑ V_m

V_m = 23V

Ⓒ I_m = (V_m / (R_f + R_L)) = (23 / (50 + 500))

I_m = 0.0418 A

Ⓓ V_rms

V_rms = (V_m / 2) / (1 + R_f / R_L) = (23 / 2) / (1 + 50 / 500)

V_rms = 10.45V

Ⓔ PIV

PIV = V_m

PIV = 23V

Ⓕ η%

η% = (40.6 / (1 + R_f / R_L)) = (40.6 / (1 + 50 / 500))

η = 36.91%

Ⓖ P_dc

P_dc = I_dc^2 R_L = V_dc^2 / R_L = (6.66^2 / 500) = 88.7 mW

Ⓗ f_in & f_out

f_in = f_out = f_m = f = 50Hz

30) A half wave rectifier is used to supply 50V d.c to a resistive load of 800Ω . The diode has a resistance of 25Ω . Calculate a.c voltage required.

sol. Given, $V_{dc} = 50V$, $R_L = 800\Omega$, $R_f = 25\Omega$

$$\text{W.K.T } V_{dc} = \frac{V_m/\pi}{1 + R_f/R_L}$$

$$\Rightarrow V_m = V_{dc} \times \pi \times (1 + R_f/R_L) = \underline{161.988V}$$

A.C voltage of maximum value $161.988V$ is required.

31) A half wave rectifier circuit is supplied from a 230V, 50Hz supply with a 3:1 transformer. The diode forward resistance is 50Ω , load resistance is $1k\Omega$ & transformer secondary ~~resistance~~ resistance is 10Ω . Calculate peak load current & AC power to the circuit.

sol. Given, $V_1 = 230V$, $N_1:N_2 = 3:1$, $R_f = 50\Omega$, $R_L = 1000\Omega$,

$R_s = 10\Omega$, $I_m = ?$, $P_{in} = ?$

$$\begin{aligned} \underline{I_m} \quad I_m &= \frac{V_m}{R_s + R_f + R_L} \\ &= \frac{108.42}{10 + 50 + 1000} \\ &= \underline{102.28 \text{ mA}} \end{aligned}$$

$$\begin{aligned} V_2 &= \frac{N_2}{N_1} V_1 \\ &= \frac{1}{3} \times 230 \end{aligned}$$

$$V_2 = 76.66V$$

$$\therefore V_m = \sqrt{2} \times V_2 = \sqrt{2} \times 76.66$$

$$V_m = \underline{108.42V}$$

$$\begin{aligned} \underline{P_{in}} \quad P_{in} &= I_{rms}^2 (R_s + R_f + R_L) \\ &= (51.14 \times 10^{-3})^2 [10 + 50 + 1000] \end{aligned}$$

$$P_{in} = \underline{2.772W}$$

$$\begin{aligned} I_{rms} &= \frac{I_m}{\sqrt{2}} \\ &= \frac{102.28 \times 10^{-3}}{\sqrt{2}} \end{aligned}$$

$$= 51.14 \text{ mA}$$

Q2) The applied input a.c power to a half-wave rectifier is 100 Watts. The d.c output power obtained is 40 Watts.

- (i) What is the rectification efficiency?
- (ii) What happens to remaining 60 Watts?

Ans:

(i) $\eta = \frac{\text{DC output power}}{\text{AC input power}} = \frac{40}{100} = 40\%$

(ii) 40% Efficiency of rectification does not mean that 60% of power is lost in the rectifier circuit. In fact, a crystal diode consumes little power due to its small internal resistance. The 100W a.c power is contained as 50Watts in positive half cycle and 50Watts in negative half cycle. The 50W in the negative half-cycle are not supplied at all. Only 50Watts in the positive half-cycle are converted into 40Watts.

$\therefore \text{Power efficiency} = \frac{40}{50} \times 100 = 80\%$

\therefore Efficiency of rectification is 40% & not 80% (which is Power efficiency)

Q3) In a FWR, the forward resistance of the diode is 10 Ω , the load resistance is 2k Ω . The secondary voltage w.r.m reference to center tap is 220V. Calculate

- (a) Peak load voltage
- (b) Peak load voltage
- (c) RMS load voltage
- (d) RMS load current
- (e) DC load voltage
- (f) DC load current
- (g) DC current in each diode
- (h) DC output power
- (i) Percentage regulation
- (j) PIV across each diode
- (k) RMS current through each diode

Sol: Given $R_f = 10\Omega$, $R_L = 2k\Omega$, $V_2 = 220V$ (r.m.s)

(a) Peak load voltage (V_M) ~~is~~

$V_M = \sqrt{2} V_2 = \sqrt{2} \times 220 = 311.12V$

$$\textcircled{b} \underline{I_m} \quad I_m = \frac{V_m}{R_f + R_L}$$

$$I_m = \frac{311.12}{10 + 2000}$$

$$I_m = 0.154 \text{ A}$$

①

$$\underline{154.78 \text{ mA}}$$

$$\textcircled{c} \underline{I_{rms}}$$

$$I_{rms} = \frac{I_m}{\sqrt{2}}$$

$$= \frac{154.78 \times 10^{-3}}{\sqrt{2}}$$

$$= \underline{109.45 \text{ mA}}$$

$$\textcircled{d} \underline{V_{rms}}$$

$$V_{rms} = \frac{V_m}{\sqrt{2}}$$

$$= \frac{311.12}{\sqrt{2}}$$

$$V_{rms} = \underline{219.99 \text{ V}}$$

$$\textcircled{e} \underline{V_{dc}} = \frac{2V_m/\pi}{1 + R_f/R_L}$$

$$= \frac{2 \times 311.12/\pi}{1 + 10/2000}$$

$$= \underline{197.07 \text{ V}}$$

$$\textcircled{f} \underline{I_{dc}} = \frac{2I_m}{\pi}$$

$$= \frac{2 \times 154.78 \times 10^{-3}}{\pi}$$

$$= \underline{98.53 \text{ mA}}$$

④ Since each diode acts as HWR, the dc current through each diode is,

$$I_{dc}(\text{diode}) = \frac{I_m}{\pi}$$

$$= \frac{154.78 \times 10^{-3}}{\pi}$$

$$= \underline{49.26 \text{ mA}}$$

$$\textcircled{h} P_{dc} = I_{dc}^2 R_L$$

$$\textcircled{a} = \frac{V_{dc}^2}{R_L}$$

$$= \frac{(197.07)^2}{2000}$$

$$= \underline{19.41 \text{ W}}$$

$$\textcircled{i} \% \text{ Regulation} = \frac{R_f}{R_L} \times 100$$

$$= \frac{10}{2000} \times 100$$

$$= \underline{0.5\%}$$

$$\textcircled{b} \text{PIV} = 2V_m$$

$$= 2 \times 311.12$$

$$= \underline{622.24 \text{ V}}$$

④ Since each diode acts as HWR, the rms current through each diode is,

$$I_{rms}(\text{diode}) = \frac{I_m}{2} = \frac{154.78 \times 10^{-3}}{2} = \underline{77.39 \text{ mA}}$$

39) The center-tap FWR has a load of $2 \text{ k}\Omega$, the forward resistance of the diode is 10Ω . The ac voltage applied to the diodes is $200 \text{ V} - 0 - 200 \text{ V}$. Calculate

① Average load current ② Average load voltage

② Voltage ~~factor~~ Efficiency ③ Ripple Voltage

④ If a capacitor of $25\mu\text{F}$ is connected across the load

Sol: Given, $R_L = 2\text{k}\Omega$, $R_f = 10\Omega$, $V_2 = 200\text{V}$

$$C = 25\mu\text{F}$$

$$\Rightarrow V_m = \sqrt{2} V_2 = \sqrt{2} \times 200$$

$$V_m = 282.84\text{V}$$

$$\text{a) } I_{dc} = \frac{2I_m}{\pi}$$

$$= \frac{2 \times 140.71 \times 10^{-3}}{\pi}$$

$$= 89.57\text{mA}$$

$$\text{b) } V_{dc} = I_{dc} R_L$$

$$= 89.57 \times 10^{-3} \times 2000$$

$$= 179.15\text{V}$$

$$I_m = \frac{V_m}{R_f + R_L}$$

$$= \frac{282.84}{10 + 2000}$$

$$= 140.71\text{mA}$$

⑤ L.L.C.T

$$\gamma = \frac{V_{ac}}{V_{dc}}$$

$$\Rightarrow V_{ac} = \gamma V_{dc}$$

$$= 0.483 \times 179.15 \quad (\because \gamma = 0.483 \text{ for FLR})$$

$$V_{ac} = 86.53\text{V}$$

$$\text{⑥ } \eta = \frac{81.2\%}{1 + R_f/R_L}$$

$$= \frac{81.2\%}{1 + 10/2000}$$

$$= 80.79\%$$

⑦ If capacitor is connected across the load, then

$$\text{Ripple factor } \gamma = \frac{1}{4\sqrt{3} f R_L C} = \frac{1}{4\sqrt{3} \times 50 \times 2000 \times 25 \times 10^{-6}} = 0.0577$$

$$\boxed{\text{Let } f = 50\text{Hz}}$$

New ripple voltage,

$$V_{ac} = \gamma V_{dc} \left[\begin{array}{l} \text{L.L.C.T FLR,} \\ V_m = V_m - \frac{I_{dc}}{4fc} \text{ @ } \frac{V_m}{1 + \frac{1}{4fCR_L}} \end{array} \right]$$

$$= 0.0577 \left(282.84 - \frac{89.57 \times 10^{-3}}{4 \times 50 \times 25 \times 10^{-6}} \right)$$

$$= 15.28\text{V}$$

29) What is AC input power from the transformer secondary used in FWR to deliver 100W of DC power to the load?

Sol: W.k.t $\eta = \frac{P_{dc}}{P_{ac}} \times 100$

$$\Rightarrow P_{ac} = \frac{P_{dc} \times 100}{\eta}$$

$$= \frac{100 \times 100}{81.2} \quad (\because \eta = 81.2\% \text{ for FWR})$$

$$\underline{P_{ac} = 123.15W}$$

30) In the Centre-tap circuit shown in fig 30, Find

- (i) DC output voltage
- (ii) PIV
- (iii) Rectification efficiency
- (iv) Frequency of output waveform




Fig 30

Sol: Given $N_1 : N_2 = 5 : 1$, $V_1 = 230V$, $R_L = 100\Omega$

$$\text{W.k.t } V_2 = \frac{N_2}{N_1} V_1 = \frac{1}{5} \times 230 = 46V$$

$$\text{Maximum voltage across secondary} = \sqrt{2} V_2 = \sqrt{2} \times 46 = \underline{65.05V}$$

\therefore Maximum voltage across half secondary winding is,

$$V_m = \frac{65.05}{2} = \underline{32.52V}$$

$$(i) V_{dc} = \frac{2V_m}{\pi} = \frac{2 \times 32.52}{\pi} = \underline{20.70V} \quad (\because R_b = 0)$$

$$(ii) PIV = 2V_m = 2 \times 32.52 = \underline{65.05V}$$

$$(iii) \eta = \frac{81.2\%}{1 + R_b/R_L} = \underline{81.2\%} \quad (\because R_b = 0)$$

$$(iv) f_{out} = 2f_m = 2 \times 50 = \underline{100Hz} \quad (L_f f_m = 50Hz)$$

37) If ac supply voltage is $220 \sin 314t$ V (for FLR)
find maximum voltage across secondary winding, for 10:1
turn ratio

Sol Given

$$N_1 : N_2 = 10 : 1 \quad V_1 = 220 \sin 314t \text{ V}$$

$$V_2 = \frac{N_2}{N_1} V_1 = \frac{1}{10} 220 \sin 314t$$

$$V_2 = 22 \sin 314t \quad (V_2 = V_m \sin \omega t)$$

\Rightarrow Maximum voltage across secondary = 22V

\therefore Maximum voltage across secondary winding = $\frac{22}{2} = \underline{\underline{11V}}$

38) A full wave bridge rectifier uses transformer secondary voltage as $100 \sin \omega t$ V. The forward resistance of each diode is 25Ω & load resistance is 950Ω . Calculate
(i) DC output voltage (ii) DC value of current through R_L
(iii) PIV across non-conducting diode. (iv) Percentage regulation (v) Peak diode current (Peak load current)
(vi) DC current through each diode (vii) RMS current through each diode

Sol Given, $V_2 = 100 \sin \omega t$ V, $R_f = 25 \Omega$, $R_L = 950 \Omega$

$$\Rightarrow V_m = 100$$

$$\begin{aligned} \text{(i) } V_{dc} &= \frac{2V_m/\pi}{1 + 2R_f/R_L} \\ &= \frac{2 \times 100/\pi}{1 + 2 \times 25/950} \\ &= \underline{\underline{60.48V}} \end{aligned}$$

$$\begin{aligned} \text{(ii) } I_{dc} &= \frac{2I_m}{\pi} \\ &= \frac{2 \times 100 \times 10^{-3}}{\pi} \\ &= \underline{\underline{63.66mA}} \end{aligned}$$

$$\begin{aligned} \text{(v) } I_m &= \frac{V_m}{2R_f + R_L} \\ &= \frac{100}{2 \times 25 + 950} \\ &= \underline{\underline{100mA}} \end{aligned}$$

$$\begin{aligned} \text{(iii) PIV} &= V_m \\ &= \underline{\underline{100V}} \end{aligned}$$

$$\begin{aligned} \text{(iv) \% Regulation} &= \frac{2R_f}{R_L} \times 100 \\ &= \underline{\underline{5.26\%}} \end{aligned}$$

$$\begin{aligned} \text{(vii) } I_{dc}(\text{diode}) &= \frac{I_m/\pi}{2} \\ &= \underline{\underline{31.83mA}} \end{aligned}$$

(viii) $I_{rms}(diode) = \frac{I_m}{2} = \frac{100mA}{2} = \underline{\underline{50mA}}$

(Each diode acts as HWR)

39) A FW bridge rectifier uses four diodes & a transformer of ratio of 230V:110V. The forward resistance of each diode is 25Ω & load resistance is 500Ω . find Maximum value of current in the circuit

Sol: Peak value of Secondary V_s ,
 $V_m = \sqrt{2} \times 110 = \underline{\underline{155.58V}}$

Maximum value of current in the circuit,

$$I_m = \frac{V_m}{2R_f + R_L} = \frac{155.56}{2 \times 25 + 500} = \underline{\underline{282.8mA}}$$

40) A bridge rectifier consisting of 4 identical diodes produces a direct current of 124.49mA across a $2k\Omega$ resistive load. If the rms value of Primary input supply is 220V, calculate the Primary to Secondary ratio of the transformer if each diode has a forward resistance of 10Ω .

Sol: Given $I_{dc} = 124.49mA$, $R_L = 2k\Omega$, $V_1 = 220V$, $R_f = 10\Omega$

We have, $I_{dc} = \frac{2I_m}{\pi}$
 $\Rightarrow I_m = \frac{\pi I_{dc}}{2} = \frac{\pi \times 124.49 \times 10^{-3}}{2} = \underline{\underline{0.195A}}$

& $V_m = I_m (2R_f + R_L) = 0.195 (2 \times 10 + 2000) = \underline{\underline{393.9V}}$

Also we have, $V_m = \sqrt{2} V_2$
 $\Rightarrow V_2 = \frac{V_m}{\sqrt{2}} = \frac{393.9}{\sqrt{2}} = \underline{\underline{278.5V}}$

Now, $V_2/V_1 = N_2/N_1$

$$\Rightarrow \frac{N_2}{N_1} = \frac{279.5}{220} = 1.26$$

$$\Rightarrow \underline{N_1:N_2 = 1:1.26}$$

- (41) A bridge rectifier is driving a load resistance of 100Ω . It is driven by a source voltage of $230V, 50Hz$. Neglecting diode resistances, Calculate
 (a) frequency of output waveform, (b) Average output V_{dc}


Sol: Given $V_2 = 230V, f = 50Hz, R_L = 100\Omega$
 $V_m = \sqrt{2} V_2 = 141.42V$

(a) $f_{out} = 2f = 100Hz$

(b) $V_{dc} = \frac{2V_m/\pi}{1 + 2R/\pi R_L} = \frac{2 \times 141.42/\pi}{1 + 2(0)/100} = \underline{90.03V}$

- (12) The bridge rectifier is shown in fig (42) (Use Si diodes). Find

- (i) DC o/p V_{dc} (ii) DC o/p current
 (iii) Sketch the o/p V_{dc}



Given $R_L = 12k\Omega$
 $V_2 = 12V$

$$V_m = \sqrt{2} V_2 = \underline{16.97V}$$

- (i) DC @ Average o/p V_{dc}


$$V_{dc} = \frac{2(V_o)_m}{\pi} = \frac{2 \times 15.57}{\pi}$$

$$V_{dc} = \underline{9.91V}$$

- (ii) Average @ DC o/p current

$$I_{dc} = \frac{V_{dc}}{R_L} = \underline{825.8 \mu A}$$

Sol:



KVL


$$V_2 - 0.7 - V_o - 0.7 = 0$$

$$\Rightarrow V_o = V_2 - 1.4$$

$$\Rightarrow (V_o)_m = (V_2)_m - 1.4$$

$$= 16.97 - 1.4$$

$$(V_o)_m = \underline{15.57V} \rightarrow \text{Peak output Voltage}$$



- Q3) A HWR with capacitor filter is supplying a resistive load of $1000\ \Omega$. The value of filter capacitor is $200\ \mu\text{F}$. If the supply voltage to the rectifier is $220\ \text{V}$ at $50\ \text{Hz}$. Calculate
- Ripple factor
 - DC output voltage
 - DC load current
 - PIV across the diode
 - RMS ripple output voltage

Ans:

Given, $R_L = 1000\ \Omega$, $C = 200\ \mu\text{F}$, $V_2 = 220\ \text{V}$

$f = 50\ \text{Hz}$

$V_m = 220\sqrt{2} = 311.13\ \text{V}$

①

$$V = \frac{1}{2\sqrt{3}fR_L C}$$

$$= \frac{1}{2\sqrt{3} \times 50 \times 1000 \times 200 \times 10^{-6}}$$

$$= 0.0288 \text{ @ } \underline{\underline{2.88\%}}$$

② $V_{dc} = V_m - \frac{I_{dc}}{2fc}$

$$V_{dc} = \frac{V_m}{1 + \frac{1}{2fcR_L}}$$

$$= \frac{311.13}{1 + \frac{1}{2 \times 50 \times 200 \times 10^{-6} \times 1000}}$$

$$= \underline{\underline{296.31\ \text{V}}}$$

③ $I_{dc} = \frac{V_{dc}}{R_L}$

$$= \frac{296.31}{1000}$$

$$= \underline{\underline{0.296\ \text{A}}}$$

④ $PIV = V_m$

$$= \underline{\underline{311.13\ \text{V}}}$$

⑤ $V_{ac} = \gamma V_{dc}$ ($\because \gamma = \frac{V_{ac}}{V_{dc}}$)

$$\Rightarrow V_{ac} = 0.0288 \times 296.31$$

$$V_{ac} = \underline{\underline{8.533\ \text{V}}}$$

44) In a FWR with a capacitor filter, the load current from the circuit operating from 230V, 50Hz supply is 10mA. Estimate the value of capacitor required to keep the ripple factor less than 1%. Also find the minimum value of capacitance

Sol: Given, $V_2 = 230V$, $f = 50Hz$, $I_{dc} = 10mA$, $C = ?$

$$V_m = \sqrt{2} V_2$$

$$= \sqrt{2} 230$$

$$= 325.269V$$

$$\gamma < 0.01 @ 1\%$$

Let $\gamma = \frac{1}{4\sqrt{3} + R_{LC}} < 0.01$

Let $R_L = \frac{V_{dc}}{I_{dc}}$

$$\Rightarrow \frac{1}{C} < 0.01 \times 4\sqrt{3} \times 50 \times 32.52 \times 10^3$$

$$R_L = \frac{V_m}{I_{dc}} (\because V_{dc} \approx V_m)$$

$$\Rightarrow C > \frac{1}{0.01 \times 4\sqrt{3} \times 50 \times 32.52 \times 10^3}$$

$$= \frac{325.269}{10 \times 10^{-3}}$$

$$C > \underline{\underline{8.87\mu F}}$$

$$= 32.5269k\Omega$$

$C_{min} = 8.87\mu F \rightarrow$ Minimum Value

5) A FL bridge rectifier supplies a load of 400Ω in parallel with a capacitor of 500μF. If the ac supply voltage is $230 \sin 314t (V)$, find @ Ripple factor.

a) DC load current.

Sol: Given $R_L = 400\Omega$, $C = 500\mu F$, $V_2 = V_1 = 230 \sin 314t$
 $\Rightarrow V_m = 230V$

$$\gamma = \frac{1}{4\sqrt{3} + R_{LC}} = \frac{1}{4\sqrt{3} \times 50 \times 400 \times 500 \times 10^{-6}}$$

$$\gamma = 0.0144 @ 1.44\%$$

$$\omega = 314$$

$$f = \frac{314}{2\pi} = 50Hz$$

$$V_{dc} = \frac{V_m}{1 + \frac{1}{fRC}} = \frac{230}{1 + \frac{1}{50 \times 400 \times 500 \times 10^{-6}}} = 224.39V$$

$$\therefore I_{dc} = \frac{V_{dc}}{R_L}$$

$$I_{dc} = \frac{224.37}{400} = \underline{0.56A}$$

- 46) A HWR dc power supply has to supply 20V to a 500 Ω load. The peak-peak voltage should not exceed 10% of the average output voltage and the ac input frequency is 60Hz. Calculate the required capacitor value.

Sol: Given $V_2 = 20V$, $R_L = 500\Omega$,
 $V_m = \sqrt{2} \times 20 = 28.28V$, $f = 60Hz$, $V_{r(p-p)} = 10\%$ of V_{dc}
 $C = ?$

Consider, $V_{r(p-p)} = 10\%$ of V_{dc}

$$\Rightarrow V_{r(p-p)} = 0.1 V_{dc}$$

$$\Rightarrow 2\sqrt{3} V_{ac} = 0.1 V_{dc} \quad (\because V_{r(p-p)} = 2\sqrt{3} V_{ac})$$

$$\Rightarrow \frac{V_{ac}}{V_{dc}} = \frac{0.1}{2\sqrt{3}} = 0.02886$$

$$\Rightarrow \gamma = 0.02886$$

Let $\gamma = \frac{1}{2\sqrt{3} f R_L C}$

$$\text{③ } C = \frac{1}{2\sqrt{3} \gamma f R_L} = \frac{1}{2\sqrt{3} \times 0.02886 \times 60 \times 500} = \underline{343.6 \mu F}$$

- 47) A 12V reference source is to use a series-connected Zener diode & resistor connected to a 30V supply. Select suitable components & calculate the circuit current when the supply voltage drops to 25V.


Sol: ④ Given $V_s = 30V$, $V_o = V_z = 12V$, ⑤ $V_s = 25V$, $I_z = ?$

⑥ Let $I_z = I_{zT} = 20mA$

We have,

$$R_1 = \frac{V_s - V_Z}{I_Z} = \frac{30 - 12}{20 \times 10^{-3}} = 900 \Omega$$

The circuit is shown below



⑥ We have
$$I_Z = \frac{V_s - V_Z}{R_1} = \frac{25 - 12}{900} = \underline{14.44 \text{ mA}}$$


⑦ Design a 9V dc reference source consisting of a Zener diode & series connected resistor to operate from a 24V supply. Determine the effect on the diode current when the supply voltage drops to 20V & power dissipation in resistor.

sol: Given, $V_s = 24V$, $V_0 = V_Z = 9V$,
 let $I_Z = I_{ZT} = 20 \text{ mA}$.

⑥ $I_Z = ?$, $V_s = 20V$,
 $P_{R_1} = ?$

⑧ We have

$$R_1 = \frac{V_s - V_Z}{I_Z} = \frac{24 - 9}{20 \times 10^{-3}} = 750 \Omega$$



⑥
$$I_Z = \frac{V_s - V_Z}{R_1} = \frac{20 - 9}{750} = 14.66 \text{ mA}$$

$$P_{R_1} = (I_Z)^2 R_1 = (20 \times 10^{-3})^2 (750) = \underline{0.3 \text{ W}}$$

⑧ A Zener diode has a breakdown voltage of 10V. If it is supplied from a voltage source varying between 20 & 40V

in series with a resistance of 820Ω . Using an ideal Zener diode model obtain minimum & maximum Zener current.

Given: $V_z = 10V$, $R_1 = 820\Omega$, $V_s = 20V-40V$

$V_{smin} = 20V$, $V_{smax} = 40V$

DC have,

$$I_z = \frac{V_s - V_z}{R_1}$$

When $V_s = V_{smin}$, $I_z = I_{zmin}$ | When $V_s = V_{smax}$, $I_z = I_{zmax}$

$$I_{zmin} = \frac{V_{smin} - V_z}{R_1}$$


$$= \frac{20 - 10}{820}$$

$$= 12.19mA$$

$$I_{zmax} = \frac{V_{smax} - V_z}{R_1}$$

$$= \frac{40 - 10}{820}$$


$$= 36.58mA$$



Determine the minimum & maximum value of load current for which the Zener diode shunt regulator shown in fig (50) will maintain regulation.

What is the minimum R_L

Given $V_z = 12V$, $I_{zmin} = 3mA$, $I_{zmax} = 90mA$, $r_z = 0$ Fig (50)




Sol: Minimum load current

we have $I_1 = \frac{V_s - V_z}{R_1} = \frac{24 - 12}{500}$

$$I_1 = 24mA$$

Since $I_1 < I_{zmax}$

$$I_{Lmin} = 0$$



Maximum load current

$$I_{L(\max)} = I_1 - I_{Z(\min)} = 24 - 3 = \underline{\underline{21\text{mA}}}$$

Minimum load resistance

$$R_{L(\min)} = \frac{V_Z}{I_{L(\max)}} = \frac{12}{21 \times 10^{-3}} = \underline{\underline{571\Omega}}$$

51) For a Zener shunt regulator if $V_Z = 10\text{V}$, $R_S = 1\text{k}\Omega$, $R_L = 2\text{k}\Omega$, & the input varies from 22 to 40V, find the maximum & minimum value of Zener current.

sol: Given, $V_Z = 10\text{V}$, $R_S = 1\text{k}\Omega$, $R_L = 2\text{k}\Omega$, $V_{S(\min)} = 22\text{V}$,

$$V_{S(\max)} = 40\text{V}$$

$$\text{W.k.t } I_L = \frac{V_Z}{R_L} = \frac{10}{2 \times 10^3} = 5\text{mA} \quad (\text{Assume } I_L = I_{L(\max)} \text{ \& } I_{L(\min)} = 0)$$

Maximum Zener current

$$I_{Z(\max)} = \frac{V_{S(\max)} - V_Z}{R_S} - I_{L(\min)} = \frac{40 - 10}{1 \times 10^3} - 0 = \underline{\underline{30\text{mA}}}$$

Minimum Zener current

$$I_{Z(\min)} = \frac{V_{S(\min)} - V_Z}{R_S} - I_{L(\max)} = \frac{22 - 10}{1 \times 10^3} - 5 \times 10^{-3} = \underline{\underline{7\text{mA}}}$$

52) Design a Zener voltage regulator for $V_o = 5\text{V}$, $V_{in} = 12 \pm 3\text{V}$, $I_L = 20\text{mA}$, $P_Z = 500\text{mW}$ (Zener Power), $I_{Z(\min)} = 5 \times 10^{-3}$

sol: Given $V_o = V_Z = 5\text{V}$, $V_{in(\min)} = 12 - 3 = 9\text{V}$, $V_{in(\max)} = 12 + 3 = 15\text{V}$.

$$P_Z = 500\text{mW}. \quad \text{Assume } I_{L(\min)} = 0, \quad I_{L(\max)} = 20\text{mA}$$

$$\underline{\underline{Ans}} \quad I_{Z(\max)} = \frac{P_{Z(\max)}}{V_Z} = \frac{500 \times 10^{-3}}{5} = \underline{\underline{100\text{mA}}} \quad (P_{Z(\max)} = P_Z)$$


$$\underline{\underline{R_{L(\min)}}} \quad R_{L(\min)} = \frac{V_{in(\max)} - V_Z}{I_{Z(\max)} + I_{L(\min)}} = \frac{15 - 5}{100 \times 10^{-3} + 0} = 100\Omega$$

$R_{1min} \cdot R_{1max} = \frac{V_{in min} - V_Z}{I_{Zmin} + I_{Lmax}} = \frac{9-5}{5 \times 10^{-3} + 20 \times 10^{-3}} = 160 \Omega$

Let $R_1 = \frac{R_{1min} + R_{1max}}{2} = \frac{100 + 160}{2} = 130 \Omega$

R_L
NoL $R_L = \frac{V_o}{I_L} = \frac{5}{20 \times 10^{-3}} = 250 \Omega$

Voltage Regulator is shown below



33

Design a 6V dc reference source to operate from a 15V supply. The circuit has to provide a maximum possible load current. Calculate the maximum load current that can be drawn from the circuit. Also find power dissipation in series resistor.

sol: Given $V_o = V_Z = 6V, V_s = 15V.$

Assume $I_{ZT} = 20mA, P_D = 400mW$ & $I_{Zmin} = 5mA$

We have, $I_{ZT} = \frac{P_D}{V_Z} = \frac{400 \times 10^{-3}}{6} = 66.67 mA$

Also we have, $R_1 = \frac{V_s - V_Z}{I_{ZT}} = \frac{15 - 6}{66.67 \times 10^{-3}} = 135 \Omega$


Power dissipation in $R_1, P_{R1} = (I_{ZT})^2 R_1 = (66.67 \times 10^{-3})^2 \times 135$
 $P_{R1} = 0.6W$

We have, $I_{ZT} = I_{Lmax} + I_{Zmin}$

$\Rightarrow I_{Lmax} = I_{ZT} - I_{Zmin} = 66.67 mA - 5 mA$
 $I_{Lmax} = 61.67 mA //$

$$R_{Lmin} = \frac{V_o}{I_{Lmax}} = \frac{6}{61.67 \times 10^{-3}} = \underline{\underline{97.3 \Omega}}$$

Zener voltage regulator is shown below



24) A 24V, 600mW Zener diode is used for providing a 24V stabilized supply to a variable load. If the input voltage is 32V, calculate the following

- (i) value of series resistance (ii) Diode current when $R_L = 24k\Omega$
- (iii) minimum R_L (iv) Power dissipated in resistor (series)

Sol Given $V_s = 32V$, $V_o = V_Z = 24V$, $P_D = 600mW$

Ans Assume $I_{Zmax} = 5mA$

$$(i) R_1 = \frac{V_s - V_Z}{I_{Zm}} = \frac{32 - 24}{25 \times 10^{-3}} = \underline{\underline{320 \Omega}} \quad \left[\begin{array}{l} I_{Zm} = \frac{P_D}{V_Z} = \frac{600 \times 10^{-3}}{24} \\ \Rightarrow I_{Zm} = 25mA \end{array} \right]$$

$$(ii) I_Z = I_{Zm} - I_L \quad (\because I_{Zm} = I_Z + I_L)$$

$$= 25 \times 10^{-3} - 10 \times 10^{-3} \quad \left(I_L = \frac{V_o}{R_L} = \frac{24}{2.4 \times 10^3} = 10mA \right)$$

$$= \underline{\underline{15mA}}$$

$$(iii) R_{Lmin} = \frac{V_o}{I_{Lmax}} = \frac{24}{20 \times 10^{-3}} = \underline{\underline{1200 \Omega}}$$

$$\left[\begin{array}{l} \because I_{Zm} = I_{Lmax} + I_{Zmin} \\ \textcircled{ii} I_{Lmin} = I_{Zm} - I_{Zmin} \\ = 25 \times 10^{-3} - 5 \times 10^{-3} \\ = 20mA \end{array} \right]$$

$$(iv) P_{R_1} = (I_{Zm})^2 R_1$$

$$= (25 \times 10^{-3})^2 \times 320$$

$$= \underline{\underline{0.2W}}$$

35) The output voltage of a dc power supply varies from 30V to 29.6V when the load current is increased from zero to maximum. The voltage also increases to 30.7V when the ac supply increases by 10%. Calculate the load & source effect & the load & line regulation.

Sol. Given

$$\Delta V_o = 30 - 29.6 \text{ (for } \Delta I_L(\text{max}) \text{)}, V_o = 30V$$

$$= 0.4V \text{ (for } \Delta I_L(\text{max}) \text{)}$$

$$\Delta V_o = 30.7 - 30 \text{ (for 10% change in } V_s \text{)}$$

$$= 0.7V \text{ (for 10% change in } V_s \text{)}$$

$$\text{Load effect} = \Delta V_o \text{ for } \Delta I_L(\text{max}) = \underline{\underline{0.4V}}$$

$$\text{Source effect} = \Delta V_o \text{ for 10% change in } V_s = \underline{\underline{0.7V}}$$

$$\text{Load regulation} = \frac{\Delta V_o \text{ for } \Delta I_L(\text{max})}{V_o} \times 100 = \frac{0.4}{30} \times 100 = \underline{\underline{1.33\%}}$$

$$\text{Line regulation} = \frac{\Delta V_o \text{ for 10% change in } V_s}{V_o} \times 100 = \frac{0.7}{30} \times 100 = \underline{\underline{2.33\%}}$$

Syllabus: Bipolar Junction Transistor: BJT Operation, BJT Voltage and currents, BJT Amplification, Common base, Common emitter and common collector characteristics, Numerical examples as applicable.

Introduction:

- The first transistor was invented in 1947 (23 Dec) at the Bell Telephone Laboratories (USA) by Dr. William Shockley, Dr. John Bardeen & Dr. Walter H. Brattain.
- Transistor is an electronic device consisting of two p-n junctions formed by sandwiching either p-type or n-type semiconductor between a pair of opposite types.
- Transistor is a three terminal (three layers) & two junctions electronic device. (2 Port device)
- Transistor is a current controlled device (ie output current, voltage and/or power are controlled by its input current)
- Transistor can be considered as connection of two back-to-back diodes (fig 3) & (fig 6)
- The term transistor is derived from TRANSFER of RESISTOR (∵ amplification is achieved by passing input current from a region of low resistance to a region of high resistance)
- Transistor can be used as switch and amplifier [Amplification of weak signals (current & voltage)]
- Three blocks [(P, n, P) or (n, P, n)] are grown out of single crystal by adding corresponding impurities in turn.

→ Types of transistor (Based on number of charge carriers):

- Unipolar Junction Transistor (UJT): Current conduction is only due to one type of charge carriers [either electrons @ holes (majority carriers)]
- Bipolar Junction Transistor (BJT): Current conduction is due to both the types of charge carriers [holes & electrons (majority & minority carriers)]

→ Types of Bipolar Junction transistor (Construction):

There are two types of BJTs

① NPN transistor

• NPN transistor is obtained when a P-type layer of semiconductor is sandwiched between two n-type layers of semiconductor.




Fig ①: Schematic representation of NPN transistor




Fig ②: Symbol of NPN transistor

• There are three terminals one taken from each type of semiconductor (Emitter, Base & Collector)




Fig ③: Two diode transistor analogy @ Diode circuitry circuit of NPN transistor

~ Emitter: → The section on one side that supplies charge carriers (electrons) is called the emitter

⇒ It is a heavily doped region

⇒ It is always forward biased w.r.t base & provides low resistance in the emitter.

• Base: ⇒ The middle layer (or section or region) between the emitter & collector is called the base.

⇒ It is thin & lightly doped region.

• Collector: ⇒ The section on the other side which collects charge carriers (electrons) is called the collector.

⇒ It is moderately doped region & larger than emitter & base.

⇒ It is always reverse biased w.r.t base & provides high resistance in the collector.

^{10%} During transistor operation, much heat is produced at the collector junction, so collector is made larger to dissipate the heat.

• Transistor has two Pn junctions (ie it is like two diodes)

⇒ The junction between emitter & base is emitter-base junction (J_E) @ emitter-base diode @ emitter diode (Always FB)

⇒ The junction between the base & collector is collector-base junction (J_C) @ collector-base diode @ collector diode (Always RB)

• The ratio of the total width to center layer (Base) is $0.150/0.001 = 150:1$

• The ratio of doping level of outer layers (E & C) to center layer (B) is typically $10:1$ @ 10^3

• The direction of arrow head (fig 2) indicates the direction of conventional current flow in transistor.

• Free electrons are majority carriers & holes are minority carriers.

6) PNP transistor

• PNP transistor is obtained by sandwiching a n-type Semiconductor layer between two P-type layers of Semiconductor.




Fig 4: Schematic representation of PNP transistor

- Emitter supplies holes to other two regions
- collector collects holes
- Holes are the majority carriers & electrons are minority carriers.




Fig 5: Symbol of PNP transistor




Fig 6: Diode equivalent circuit of PNP transistor

→ Transistor manufacturing techniques

Basic techniques used for transistor manufacturing techniques are

- ① Growth-junction
- ② Alloy
- ③ Diffused-junction
- ④ Epitaxial.

→ Transistor Package types:



Fig 7: Transistor Package types

Low Power transistors: ①, ②, ③

High Power transistors: ④, ⑤

Metal can type ①, ②, ③, ④

Plastic enclosure ⑤

* Unbiased transistor: Depletion regions & Barrier Voltage of an unbiased transistor

1) nPN transistor:

→ A transistor with no external dc voltage is called unbiased transistor.

→ The base layer is very thin & lightly doped compared to the outer layers.

→ The outer layers are more heavily doped than the base layer.

→ During diffusion, depletion regions penetrate more deeply into the base from either side, thus the distance between the two depletion layers within the base is reduced.

→ Junction barrier voltages are positive on the emitter & collector and negative on the base (0.3V for Ge & 0.7V for Si) (Electrons are majority carriers)





Fig 3: Depletion regions & barrier voltage at the junctions of an unbiased nPN transistor

2) pNP transistor:

Fig 4: Depletion regions & barrier voltage at the junctions of an unbiased pNP transistor

Explanation is same as nPN except →



Barrier Voltage: Positive on the emitter

→ A PNP transistor behaves exactly like a npn transistor with the exception that the holes are majority carriers.

→ Junction barrier voltages are positive on the base and negative on the emitter & collector

Note:

① Mode of transistor operation ② Different ways of biasing a transistor ③ Regions of operation of BJT

④ Operating regions of a transistor:

Application of suitable dc voltage, across the transistor terminals is called biasing.

A transistor can be operated in four different regions

① Active region ② Linear region ③ Forward-active region.

④ Saturation region.

⑤ Cut-off region.

⑥ Reverse-active region.

⑦ Active region: (Fig 10)

→ The emitter-base junction (J_E) is forward biased (FB) & the collector-base junction (J_C) is reverse biased (RB).




Fig 10 (a) Forward-active (NPN)

→ For NPN transistor:

FB require
The negative terminal of a battery is connected to N-side & positive terminal to P-side.

RB require

The positive terminal of a




Fig 10 (b): Forward-active (PNP)

battery is connected to N-side & negative terminal to P-side.

- The collector current consists of two components:
 (i) current due to the forward biasing of EB junction &
 (ii) current due to reverse biasing of CB junction [I_{CO} @ I_{CSO}] (Very small in magnitude)

⊕ Saturation region: (Fig 11)

→ Both the emitter-base & collector-base junctions are forward biased

→ I_C increases rapidly for a very small change in V_{CB} :

⊖ Cut-off region: (Fig 12)

→ Both the emitter-base & collector-base junctions are reverse biased.

→ The current is very small & transistor is assumed to be in off state.

⊕ Reverse-active region: (Fig 13)

→ The emitter-base junction is reverse biased & the collector-base junction is forward biased.

→ It is used for less amplification.




Fig 11(a): Saturation (NPN)




Fig 11(b): Saturation (PNP)




Fig 12(a): Cut-off (NPN)




Fig 12(b): Cut-off (PNP)




Fig 13(a): Reverse active (NPN)





Fig 13(b): Reverse active (PNP)

Region of operation	Emitter-Base junction J_E	Collector-Base junction J_C	Application
① Active	FB	RB	Good amplification
② Saturation	FB	FB	Closed switch (ON)
③ Cut-off	RB	RB	Open switch (OFF)
④ Reverse-active	RB	FB	Less amplification

Biased transistor ① Principle of operation of transistor:

① NPN transistor:
(Principle of operation)
→ Emitter-base junction is forward biased & collector-base junction is reverse biased.

→ The forward bias on the emitter-base junction causes the electrons in the n-type emitter to flow towards the base (repelled by negative potential of V_{EB}).



Fig(14): operation of NPN transistor

This constitutes emitter current (I_E) (opposite to flow of electrons)

→ The base is lightly doped & very thin, so only a few electrons (less than 5%) coming from the emitter

Combine with the holes causing base current (I_B) (mA) (①)

→ The remaining electrons (more than 95%) will diffuse to the collector & constitute collector current (②)

Injected current (I_C), (mA)

→ There is another component of collector current due to thermally generated carriers. This current component (very small) is called reverse saturation current (I_{CBO}) (mA) (③)

→ It is clear that emitter current is the sum of collector & base currents

$$i.e. \quad I_E = I_B + I_C$$

Note:

① Collector current is also called an injected current because this current is produced due to electrons injected from the emitter region.

② The resistances R_E & R_C may be connected in series with emitter & collector to limit the magnitude of current in the transistor.

③ ^{Reasons} That most of the electrons from emitter continue their journey through the base to collector to form collector current are ④ The base is lightly doped & very thin. Therefore, there are a few holes which find enough time to combine with electrons ⑤ The reverse bias on collector is quite high & exerts attractive forces on these electrons.

④ Collector current, $I_C = \alpha I_E + I_{CBO}$

(mA) (Current due to majority of electrons (more than 95%) from emitter)

$\left[\begin{array}{l} (I_{C \text{ majority}}) + (I_{C \text{ minority}}) \end{array} \right]$ (mA) (mA) → I_C current with emitter terminal open

↳ Reverse saturation current (due to thermally generated carriers) (③)

⑥ minority current component Leakage current

② PNP transistor:

(Principle of operation of PNP transistor)

→ Emitter-base junction is forward biased & collector-base junction is reverse biased.

→ The forward bias on the emitter-base junction causes the holes in the emitter region to flow

towards the base (repelled by positive potential of V_{EB}).

This constitutes the emitter current (I_E) (mA)

→ The base is lightly doped & very thin, so only a few holes (less than 5%) coming from the emitter combine with the electrons causing base current (I_B) (mA)

→ The remaining electrons (more than 95%) will diffuse to the collector & constitute collector current (i) Injected current (I_c) (mA)

→ There is another component of collector current due to thermally generated carriers. This current component (very small) is called reverse saturation current (I_{C0}) (mA)

→ It is clear that the emitter current is the sum of collector & base currents.

$$I_E = I_B + I_c$$






Fig 13: Operation of PNP transistor

* BJT voltages and currents:① BJT voltages (Terminal voltages):② NPN transistor:

Fig (16) shows the terminal voltages for NPN transistor.

Fig (16) : Terminal voltagesFig (17) : Voltage source connection

For NPN transistor,

- Base voltage must be positive w.r.t the emitter.
- collector voltage must be positive w.r.t the base.
- collector voltage must be positive w.r.t the emitter.

Fig (17) shows voltage source connection to NPN transistor via resistors.

- Base bias voltage (V_{BB}) is connected via resistor (R_B) & the collector supply (V_{CC}) is connected via resistor (R_C).
- The negative terminals of V_{BB} & V_{CC} are connected at the transistor emitter terminal.
- To ensure reverse biasing of collector-base junction, V_{CC} must be much larger than V_{BB} .

→ Typical voltages: $V_{BE} = 0.3V$ for Ge & $0.7V$ for Si

$$V_{CE} = 3V \text{ to } 20V$$

⑥ For PNP transistor

Fig ⑬ Show the terminal voltages for PNP transistor.




Fig ⑬: Terminal Voltages




Fig ⑭: Voltage source connections

For PNP transistor

- Base voltage must be negative w.r.t the emitter.
- Collector voltage must be negative w.r.t the base.
- Collector voltage must be negative w.r.t the emitter.

Fig ⑭ shows voltage source connection to PNP transistor via resistors.

- Base bias voltage V_{BB} is connected via resistor R_B .
- The collector supply V_{CC} is connected via resistor R_C .
- The positive terminals of V_{BB} & V_{CC} are connected at the transistor emitter terminal.
- To ensure reverse biasing of collector-base junction, V_{CC} must be much larger than V_{BB} .


⑦ BJT currents:

Fig ⑮ shows NPN & PNP transistor with currents.

Applying KCL to the transistor (as if it is a single node).

$$I_E = I_C + I_B$$

Note: The ratio of the transistor output current to the input current is called current gain of a transistor



Ⓐ: NPN transistor Ⓑ: PNP transistor
Fig 20: currents in transistor

* Transistor Configurations & connections:

There are three configurations of transistor.

- ① Common base connection
- ② Common emitter connection.
- ③ Common Collector connection.

① Common base configuration:

Fig 21 shows the common base transistor circuit.




Fig 21: common base transistor

- Input is applied between the emitter & base terminal.
- The output is taken between the collector & base terminal.
- The emitter current is the input current & collector current is the output current.
- Input and output current may be either direct

Current @ alternating Current.

- ⑤ Common base dc current gain ⑥ Current amplification factor ⑦ Small signal current gain ⑧ Common base, short circuit, amplification factor ⑨ Common base, short circuit current gain (α_{dc})

It is defined as the ratio of collector current (I_c) to the emitter current (I_E). It is denoted by α ⑩ α_{dc} ⑪ h_{fb}

i.e.
$$\alpha_{dc} = \frac{I_c}{I_E}$$

- ⑫ Common base ac current gain (α_{ac})

It is defined as the ratio of small change in collector current (ΔI_c) to the small change in emitter current (ΔI_E) for a constant collector-base voltage (V_{cb})

⑬ It is defined as the ratio of change in collector current to the change in emitter current at constant collector-base voltage (V_{cb})


It is designated by α_o ⑭ α_{ac} ⑮ h_{fb}

i.e.
$$\alpha_{ac} = \frac{\Delta I_c}{\Delta I_E} \quad \text{or} \quad \alpha_{ac} = \left. \frac{\Delta I_c}{\Delta I_E} \right|_{V_{cb} = \text{constant}}$$


- In practice, $\alpha_{dc} = \alpha_{ac}$
- α_{dc} is typically from 0.90 to 0.998

② Common Emitter Connection:

Fig (22) shows the common emitter transistor circuit.



③ NPN transistor



④ PNP transistor

Fig(22): Common emitter transistor

→ The base current is the input current & the collector current is the output current.

- ① Common emitter dc current gain
- ② Large signal common-emitter current gain
- ③ Base current amplification factor
- ④ Common-emitter short circuit current gain
- ⑤ Current gain from base to collector: (β_{dc})

It is defined as the ratio of collector current (I_c) to the base current (I_B). It is denoted by β

β_{dc} @ h_{FE} .

$$i.e. \quad \beta_{dc} = \frac{I_c}{I_B}$$

⑥ Common emitter ac current gain (β_{ac}) (ΔI_c)

It is defined as the ratio of change in collector current to the change in base current (ΔI_B) for a constant collector-to-emitter voltage (V_{CE}).


It is denoted by β_o @ β_{ac} @ h_{fe}

ie $\beta_{ac} = \frac{\Delta I_c}{\Delta I_b}$ or $\beta_{ac} = \left. \frac{\Delta I_c}{\Delta I_b} \right|_{V_{CE} = \text{constant}}$


- In practice, $\beta_{ac} = \beta_{dc}$
- β_{dc} is typically from 20 to 500

③ Common collector configuration:

Fig 23 shows the common collector transistor circuit



① NPN transistor



② PNP transistor

Fig 23: Common collector transistor

→ The base current is the input current & emitter current is the output current.

① Common - collector dc current gain (γ_{dc})

It is defined as the ratio of emitter current (I_E) to the base current (I_B). It is denoted by γ ①

γ_{dc} @ hfc

ie $\gamma_{dc} = \frac{I_E}{I_B}$

② Common - collector ac current gain (γ_{ac})

It is defined as the ratio of change in emitter current (ΔI_E) to the change in base current (ΔI_B)

for a constant emitter-to-collector voltage (V_{EC})

It is denoted by γ_o or γ_{ac} or h_{fc}

$$\text{i.e. } \boxed{\gamma_{ac} = \frac{\Delta I_E}{\Delta I_B}} \quad \text{or} \quad \boxed{\gamma_{ac} = \frac{\Delta I_E}{\Delta I_B} \Big|_{V_{EC} = \text{constant}}}$$

- In practice, $\gamma_{ac} = \gamma_{dc}$
- γ_{dc} is typically from 21 to 501.

* Relation between α_{dc} & β_{dc}

We know that

$$I_E = I_C + I_B \quad \text{--- (1)}$$

Dividing (1) by I_C , we get

$$\frac{I_E}{I_C} = 1 + \frac{I_B}{I_C} \quad \text{--- (2)}$$

We have $\alpha_{dc} = \frac{I_C}{I_E}$ & $\beta_{dc} = \frac{I_C}{I_B}$ --- (*)

$$\Rightarrow \frac{1}{\alpha_{dc}} = \frac{I_E}{I_C} \quad \text{--- (3)} \quad \Rightarrow \quad \frac{1}{\beta_{dc}} = \frac{I_B}{I_C} \quad \text{--- (4)}$$

Using (3) & (4) in (2), we get

$$\frac{1}{\alpha_{dc}} = 1 + \frac{1}{\beta_{dc}} \quad \text{--- (5)}$$

$$\Rightarrow \frac{1}{\alpha_{dc}} = \frac{\beta_{dc} + 1}{\beta_{dc}}$$

$$\Rightarrow \boxed{\alpha_{dc} = \frac{\beta_{dc}}{\beta_{dc} + 1}} \quad \text{--- (6)}$$

Now from (5), we can write

$$\frac{1}{\beta_{dc}} = \frac{1}{\alpha_{dc}} - 1$$

$$\frac{1}{\beta_{dc}} = \frac{1 - \alpha_{dc}}{\alpha_{dc}}$$

$$\Rightarrow \boxed{\beta_{dc} = \frac{\alpha_{dc}}{1 - \alpha_{dc}}} \text{---(7)}$$

* Relation between β_{dc} & γ_{dc} :

Consider eqn (1)

$$I_E = I_C + I_B$$

\div by I_B

$$\frac{I_E}{I_B} = \frac{I_C}{I_B} + 1 \text{---(8)}$$

$$\text{We have, } \gamma_{dc} = \frac{I_E}{I_B} \text{---(9)}$$

Using (8) & (9) in (8), we get

$$\boxed{\gamma_{dc} = \beta_{dc} + 1} \text{---(10)} \Rightarrow \boxed{\beta_{dc} = \gamma_{dc} - 1} \text{---(11)}$$

* Relation between α_{dc} & γ_{dc} :

Using (7) in (10), we get

$$\gamma_{dc} = \frac{\alpha_{dc}}{1 - \alpha_{dc}} + 1$$

$$\Rightarrow \gamma_{dc} = \frac{\alpha_{dc} + 1 - \alpha_{dc}}{1 - \alpha_{dc}}$$

$$\boxed{\gamma_{dc} = \frac{1}{1 - \alpha_{dc}}} \text{---(12)}$$

$$\Rightarrow 1 - \alpha_{dc} = \frac{1}{\gamma_{dc}}$$

$$\Rightarrow 1 - \frac{1}{\gamma_{dc}} = \alpha_{dc}$$

$$\Rightarrow \boxed{\alpha_{dc} = \frac{\gamma_{dc} - 1}{\gamma_{dc}}} \text{---(13)}$$

* Relation among α_{dc} , β_{dc} & γ_{dc} :

We know that

$$\alpha_{dc} = \frac{I_C}{I_B}$$

$$\Rightarrow \alpha_{dc} = \frac{I_E / I_C}{I_B / I_C}$$

$$\Rightarrow \alpha_{dc} = \frac{1/\alpha_{dc}}{1/\beta_{dc}}$$

$$\Rightarrow \boxed{\alpha_{dc} = \frac{\beta_{dc}}{\alpha_{dc}}} \quad \text{--- (14)}$$

Note:

① I_C interms of I_B & α_{dc}

We have $\alpha_{dc} = \frac{I_C}{I_E}$

$$\Rightarrow I_C = \alpha_{dc} I_E$$

$$\Rightarrow I_C = \alpha_{dc} (I_C + I_B) \quad (\because I_E = I_C + I_B)$$

$$\Rightarrow I_C(1 - \alpha_{dc}) = \alpha_{dc} I_B$$

$$\boxed{I_C = \frac{\alpha_{dc} I_B}{1 - \alpha_{dc}}} \quad \text{--- (15)}$$

or

Like $\beta_{dc} = \frac{I_C}{I_B}$

$$\Rightarrow I_C = \beta_{dc} I_B$$

$$\boxed{I_C = \frac{\alpha_{dc} I_B}{1 - \alpha_{dc}}} \quad (\because \beta_{dc} = \frac{\alpha_{dc}}{1 - \alpha_{dc}})$$

② NPN transistor \rightarrow NOT pointing in

PNP transistor \rightarrow pointing in

③ β_{dc} is defined by a simple ratio of dc currents at an operating point. Whereas the β_{ac} is sensitive to the characteristics in the region of interest.

④ Expression for collector current:

Consider a PNP transistor circuit as shown in fig (24)

① When switch is closed:

The forward bias voltage V_{EB} injects holes in the base region. The reverse bias voltage V_{CB} on




Fig (24): Common base PNP transistor

the collector-base junction attracts the majority of holes from the base region & constitute collector current (injected current)

ie $I_C = \alpha I_E$ (Due to majority carriers) (MA) — (16)

② When switch is open:

There is no emitter current & therefore no base current & no collector current. The minority carriers distribute across the collector base junction & hence produce a current known as leakage current (I_{CBO}) @ reverse saturation current @ collector cut-off current @ I_C current with emitter terminal open (I_{CO})

ie $I_C = I_{CBO}$ (Due to minority carriers @ thermally generated carriers) (MA @ NA) — (17)

The total collector current

$I_C = \alpha I_E + I_{CBO}$ — (18)

$\Rightarrow I_C = \alpha_{dc} (I_C + I_B) + I_{CBO}$ ($\because I_E = I_C + I_B$)

$$\Rightarrow I_c - \alpha_{dc} I_c = \alpha_{dc} I_B + I_{CBO}$$

$$\Rightarrow I_c(1 - \alpha_{dc}) = \alpha_{dc} I_B + I_{CBO}$$

$$\Rightarrow I_c = \frac{\alpha_{dc} I_B}{1 - \alpha_{dc}} + \frac{1}{1 - \alpha_{dc}} I_{CBO}$$

$$I_c = \beta_{dc} I_B + (1 + \beta_{dc}) I_{CBO} \quad \text{--- (19)}$$

$$\text{Let } \alpha_{dc} = \frac{\alpha_{dc}}{1 - \alpha_{dc}}$$

$$\frac{1}{1 - \alpha_{dc}} = \frac{1}{1 - \frac{\beta_{dc}}{1 + \beta_{dc}}}$$

$$\Rightarrow = \frac{1}{1 + \beta_{dc} - \beta_{dc}} = \frac{1}{1 + \beta_{dc}}$$

$$\frac{1}{1 - \alpha_{dc}} = 1 + \beta_{dc} \quad \text{--- (20)}$$

⑤ At room temperature

For Si transistor, $I_{CBO} \approx I_{CO} \rightarrow \mu A$ (can be neglected)

For Ge transistor, $I_{CBO} \approx I_{CO} \rightarrow mA$ (cannot be neglected)

⑥ The value of I_{CBO} is strongly temperature dependent for both Si & Ge. It doubles for every $10^\circ C$ increase in temperature.

⑦ Si transistors can be used upto $200^\circ C$
Ge transistors can be used upto $100^\circ C$

⑧ For common emitter configuration, (Common collector)

$$I_c = \beta_{dc} I_B + (1 + \beta_{dc}) I_{CBO}$$

$$\Rightarrow I_c = \beta_{dc} I_B + I_{CEO} \quad \text{--- (21)}$$

Where, $I_{CEO} \rightarrow$ Collector-Emitter current with base open

$$= (1 + \beta_{dc}) I_{CBO} \quad \text{--- (21)} \quad \left. \begin{array}{l} \frac{1}{1 - \alpha_{dc}} I_{CBO} \\ I_{CO} = \mu A \end{array} \right\}$$

Emitter current,

$$I_E = I_c + I_B$$

Using (21) we get

$$I_E = \beta_{dc} I_B + I_{CEO} + I_B$$

$$I_E = (1 + \beta_{dc}) I_B + I_{CEO} \quad \text{--- (22)}$$

* BJT amplification (i) Transistor as an amplifier:

(1) Current amplification (ii) Transistor as a current amplifier:

→ The current amplifier (NPN transistor) is shown in fig (25).

→ A small change (increase @ decrease) in base current (ΔI_B) produces a large change (increase @ decrease) in collector current (ΔI_C) & a large emitter current change (increase @ decrease) (ΔI_E) [shown in fig (26) (a) & (b)]

→ The common emitter current gain is the ratio of change in collector current (ΔI_C) (output current) to the change in base current (ΔI_B) (input current).

It is denoted by β_{ac} @ h_{fe}

$$\beta_{ac} = \frac{\Delta I_C}{\Delta I_B}$$

Where, $\Delta I_C \rightarrow$ AC collector current, denoted by I_c
 $\Delta I_B \rightarrow$ AC base current, denoted by I_b

$$\therefore \beta_{ac} = \frac{I_c}{I_b}$$

Ex: If $I_b = \pm 1 \mu A$ (Assume $\beta = 100$), then

$$I_c = \beta_{ac} I_b = 100 \times \pm 1 \mu A = \pm 0.1 \text{ mA}$$

\therefore A small change in the base current produces a large change in collector current.

Hence transistor acts as current amplifier.




Fig (25): Current amplifier




Fig (26): Base & Collector Currents

② Voltage amplification ② Transistor as a Voltage amplifier:

→ The voltage amplifier (NPN transistor) is shown in fig 27.

→ The dc voltage $V_{BE} = 0.7V$ forward biases the base-emitter junction.

→ An AC voltage source (V_i) in series with V_{BE} provides a $\pm 20mV$ input voltage variation.

→ Let the transistor is connected to a $V_{CC} = 20V$ dc voltage source via $R_C = 12k\Omega$ resistor & let $\beta_{dc} = 50$

→ The V_{BE} vs I_B characteristics is shown in fig 28.

→ Case (i): When $V_i = 0V$, $V_{BE} = 0.7V$

From the characteristics,

$$I_B = 20\mu A$$

Collector current,

$$I_C = \beta_{dc} I_B = 50 \times 20 \times 10^{-6} = 1mA$$

Collector voltage (Applying KVL to loop containing V_{CC} , R_C & V_C)

$$V_C = V_{CC} - I_C R_C = 20V - 1 \times 10^{-3} \times 12 \times 10^3 = \underline{\underline{8V}}$$

- Case (ii): When $V_i = \pm 20mV$

From the characteristics, change in base current,

$$\Delta I_B = \pm 5\mu A$$




Fig (27): Voltage amplifier




Fig (28): V_{BE} vs I_B Characteristics

Change (Variation) in collector current,

$$\Delta I_c = \beta_{dc} I_B = 50 (\pm 5 \text{ mA}) = \pm 250 \text{ mA}$$

Change (Variation) in collector voltage,

$$\Delta V_c = \Delta I_c \times R_c = \pm 250 \text{ mA} \times 12 \text{ k}\Omega = \pm 3 \text{ V}$$

→ Since the output voltage ($\Delta V_c = \pm 3 \text{ V}$) is greater than the input voltage ($\Delta V_b = \pm 20 \text{ mV}$), the transistor circuit is voltage amplifier.

→ Voltage gain (A_v) is the ratio of the output voltage to the input voltage.

$$\text{i.e. } A_v = \frac{\Delta V_c}{\Delta V_b} = \frac{\pm 3 \text{ V}}{\pm 20 \text{ mV}} = \underline{\underline{150}}$$

* Transistor characteristics @ characteristics of transistor

The important characteristics of transistor are

- ② Input characteristic
- ③ Output characteristic
- ④ Current gain characteristic.
- ⑤ Input characteristic: It is a plot of input current as a function of input voltage, keeping the output voltage constant.
- ⑥ Output characteristic: It is a plot of output current vs output voltage at constant input current.
- ⑦ Current gain characteristic @ Forward transfer characteristic: It is a plot of output current vs input current at constant output voltage.

① Common base configuration:

Fig (29) shows common base PNP transistor.




Fig (29): Common base PNP transistor

→ Input characteristics: (Fig 30)

• It is a plot of input current (I_E) vs input voltage (V_{EB}) at constant output voltage (V_{CB}).

• Procedure:

- ① Keeping V_{CB} constant at particular value, increase V_{EB} in small suitable steps & note down the corresponding values of I_E .
- ② The above step is repeated for different output voltage (V_{CB}) values.
- ③ A graph of I_E along y-axis & V_{EB} along x-axis for each value of V_{CB} is plotted.

• Observation:

- ① Below threshold voltage ② offset voltage ③ cut-in voltage ④ knee voltage V_{in} , I_E is negligibly small ($V_{in} \approx 0.3V$ for Ge & $0.7V$ for Si)
- ② Beyond V_{in} , for a fixed V_{CB} voltage, the I_E increases rapidly with a small increase in V_{EB} .
- ③ As V_{CB} is increased, the curves shift upwards.
- ④ AC input resistance.

$$R_i = \frac{\Delta V_{EB}}{\Delta I_E} \Big|_{V_{CB} = \text{constant}} \quad \left(\begin{array}{l} \text{It is very low} \\ \text{typically } 50\Omega \end{array} \right)$$




Fig 30: Input characteristics




Fig 31: Output characteristics

→ Output characteristics (Fig 31)

• It is a plot of output current (I_C) vs output voltage (V_{CB}) at constant input current (I_E).

• Procedure:

- ① Keeping I_E constant at particular value, increase V_{CB} in suitable steps & note down (record) the corresponding value of I_C
- ② The above step is repeated for different input current values (I_E)
- ③ A graph of V_{CB} along x-axis & I_C along y-axis for each value of I_E is plotted.

• Observations:

- ① The output characteristics has three important regions namely Saturation region, active region & cut-off region.

Saturation region

- ① It is the region to the left of the vertical dashed line
- ② In this region, both emitter-base & collector-base

Junctions are forward biased

- ⊙ In this region, a small change in V_{CE} results in a large value of current I_C .

Active Region

- ⊙ It is the region between the vertical dashed line & the horizontal axis.
- ⊙ In this region, emitter-base junction is forward biased & collector-base junction is reverse biased.
- ⊙ In this region, the collector current is constant and is equal to the emitter current.

Cut-off region

- ⊙ It is the region along the horizontal axis as shown by a shaded region.
- ⊙ In this region, both emitter-base & collector-base junctions are reverse biased.
- ⊙ It corresponds to the curve marked $I_E = 0$
- ⊙ I_C flows even when the V_{CE} is zero.
- ⊙ A small collector current (Leakage current ' I_{C0} ') flows even when $I_E = 0$
- ⊙ I_C is practically independent of V_{CE} in the active region. However, if V_{CE} is increased beyond a certain large value, the collector current increases rapidly due to avalanche breakdown (not shown in fig) & the transistor action is lost.

AC output resistance.

$$R_o = \frac{\Delta V_{CE}}{\Delta I_C} \Big|_{I_E = \text{constant}} \quad \left(\text{It is very high \& typically about } 500 \text{ k}\Omega \right)$$

→ Current gain characteristic (Forward transfer characteristic) (Fig 32)




Fig 32): Current gain characteristic

- It is a plot of output current (I_C) versus input current (I_E) at constant output voltage (V_{CE})
- Procedure:
 - ① Keeping V_{CB} constant at particular value, I_C is measured for various levels of I_E
 - ② A graph of I_C vs I_E is plotted.

③ Common Emitter Configuration:

Fig 33) Shows Common Emitter PNP transistor.




Fig 33): Common Emitter PNP transistor

→ Input Characteristics : (Fig 34)

• It is a plot of input current (I_B) vs input Voltage (V_{BE}) at constant output Voltage (V_{CE}).

• Procedure:

- ① Keeping V_{CE} constant at particular value, increase V_{BE} in small suitable steps & note down the corresponding values of I_B .
- ② The above step is repeated for different output Voltage (V_{CE}) values.
- ③ A graph of I_B along Y-axis & V_{BE} along X-axis for each value of V_{CE} is plotted.

• Observations:

- ① Below threshold voltage @ Knee Voltage ' V_n ', I_B is negligibly small.
- ② Beyond V_n , for a fixed V_{CE} Voltage, the I_B increases rapidly with a small increase in V_{BE} .
- ③ As V_{CE} is increased, the curves shift downwards.
- ④ AC input resistance.

$$R_i = \frac{\Delta V_{BE}}{\Delta I_B} \quad | \quad V_{CE} = \text{Constant}$$




Fig 34: Input characteristics




Fig 35: Output characteristics

→ Output Characteristics (Fig 35)

• It is a plot of output current (I_c) vs output voltage (V_{CE}) at constant input current (I_B).

• Procedure:

- ① Keeping I_B constant at particular value, increase (V_{CE}) in suitable steps & note down the corresponding value of I_c .
- ② The above step is repeated for different input current values (I_B).
- ③ A graph of V_{CE} along x-axis & I_c along y-axis for each value of I_B is plotted.

• Observation:

- ① The output characteristics has three important regions namely saturation region, active region & cut-off region.

Saturation region:

- ① It is the region shown by the shaded area.
- ② In this region, both base-emitter & collector-emitter junctions are forward biased.
- ③ In this region, a small change in V_{CE} results in a large value of current I_c .

Active region

- ① It is the region between the saturation & cut-off region.
- ② In this region, base-emitter junction is forward biased & collector-emitter junction is reverse biased.
- ③ In this region, when V_{CE} is increased further, I_c increases slightly.

Cut-off region

- ① It is the region along the horizontal axis as shown by a shaded region (Corresponds to curve marked $I_B=0$)
- ② In this region, both base-emitter & collector-emitter junctions are reverse biased.
- ③ I_C increases rapidly to a saturation value, when V_{CE} is increased above zero (depending upon the value of I_B)
- ④ A small collector current (leakage current I_{CO}) flows even when $I_B=0$.
- ⑤ If V_{CE} is increased beyond a certain value, the I_C increases rapidly due to avalanche breakdown (not shown in fig) & the transistor action is lost.
- ⑥ AC output resistance.

$$R_o = \frac{\Delta V_{CE}}{\Delta I_C} \Big|_{I_B = \text{constant}} \quad \left(\begin{array}{l} \text{It is high \& typically ranges} \\ \text{from } 10k\Omega \text{ to } 50k\Omega \end{array} \right)$$

→ Current gain ⑥ Forward transfer characteristics (Fig 36)




Fig 36: Current gain characteristics

• It is a plot of output current (I_C) versus input current (I_B) at constant output voltage (V_{CE}).

• Procedure

① Keeping V_{CE} constant at particular value, I_C is measured for various levels of I_B .

② A graph of I_C vs I_B is plotted

• Current gain characteristics can be obtained experimentally (Fig 33) or derived from the output characteristics (Fig 36)

② Common Collector Configuration:

Fig 37 shows Common Collector PNP transistor




Fig 37: Common Collector PNP transistor

→ Input Characteristics (Fig 39)

• It is a plot of input current (I_B) vs input voltage (V_{BC}) at constant output voltage (V_{EC})

• Procedure:

① Keeping V_{EC} constant at particular value, increase V_{BC} in small suitable steps & note down the corresponding value of I_B .

② The above step is repeated for different output voltage values (V_{EC})

③ A graph of I_B along y-axis & V_{BC} along x-axis

for each value of V_{EC} is Plotted.

Observations:

① Applying KVL around the transistor, (Fig 37) or Fig 38)

$$V_{EC} - V_{EB} - V_{BC} = 0$$

$$\Rightarrow \boxed{V_{EB} = V_{EC} - V_{BC}}$$




Fig 38: Common collector CRT

② Increasing V_{BC} with V_{EC} held constant reduces the V_{EB} & thus reduces I_B . This explains the slope of the CC input characteristics.

③ As V_{EC} is increased, the curves shift rightward.

④ AC input resistance

$$R_i = \left. \frac{\Delta V_{BC}}{\Delta I_B} \right|_{V_{EC} = \text{constant}}$$

(It is very high & about 750K Ω)





Fig 39: Input characteristics

Fig 40: Output characteristics

Output characteristics (Fig 40)

• It is a plot of output current (I_E) vs output voltage (V_{EC}) at constant input current (I_B).

• Procedure:

- ① Keeping I_B constant at Particular Value, increase (V_{EC}) in Suitable steps & note down the Corresponding Value of I_E
- ② The above step is repeated for different input current values I_B .
- ③ A graph of V_{EC} along x-axis & I_E along y-axis for each value of I_B is plotted.

• Observations:

- ① The output characteristics has three important regions namely saturation, active & cut-off region.

Saturation region

- ① It is the region shown by the shaded area.
- ② In this region, both base-collector & emitter-collector junctions are forward biased.
- ③ In this region, a small change in V_{EC} results in a large value of current I_E .

Active region

- ① It is the region between the saturation & cut-off region.
- ② In this region, base-collector junction is forward biased & emitter-collector junction is reverse biased.
- ③ In this region, when V_{EC} is increased further, I_E increases slightly

Cut-off region

- ① It is the region along the horizontal axis as shown by a shaded area (corresponds to curve marked $I_B = 0$).

⑥ In this region, both base-collector & emitter-collector junctions are reverse biased.

⑦ I_E increases rapidly to a saturation value. When V_{EC} is increased above zero (depending upon the value of I_B).


⑧ A small collector current (leakage current I_{C0}) flows even when $I_B = 0$.

⑨ In V_{EC} is increased beyond a certain value, the I_C increases rapidly due to avalanche breakdown (not shown in fig) & the transistor action is lost.

⑩ AC output resistance

$$R_o = \frac{\Delta V_{EC}}{\Delta I_C} \Big|_{I_B = \text{constant}} \quad \left(\text{It is very low \& is about } 50 \Omega \right)$$

→ Current gain @ Forward transfer characteristic (Fig 41)



Fig(41): current gain characteristics

- It is a plot of output current (I_C) versus input current (I_B) at constant output voltage (V_{EC})
- Current gain characteristics can be obtained experimentally (Fig 37) or derived from the output characteristics (Fig 41)

• Procedure

- ① Keeping V_{EC} constant at Particular Value, I_E is measured for various levels of I_B .
- ② A graph of I_E vs I_B is plotted.

Note: ① In transistor, voltage breakdown occurs in two types namely

③ Avalanche breakdown: It is a form of voltage breakdown that arises, when the electrons & holes in the semiconductor are accelerated enough by the applied voltage. The accelerated electrons & holes collide with the bound electrons and produce more free electrons. This causes even more collisions due to which current increases to a large value.


④ punch through & reach-through: It is a form of voltage breakdown that arises due to the increased width of collector & base junction depletion region with increased collector-base junction voltage (This phenomenon of reducing the base width is called Early effect & base-width modulation). The depletion region at a junction is the region of fixed ions on both sides of the junction. As the applied voltage across the junction increases, the depletion region penetrates deeper into the base. Since the base is very thin, therefore it is possible that at moderate voltages, the depletion region will have spread completely across the base to reach the emitter-base junction. As a result of this, the current increases to a very large value.

② Common emitter circuit is most efficient

Main reasons are

- ① High current gain: In CE connection, $I_c = \beta_{ac} I_B$ & $I_c = \beta_{dc} I_B + I_{cbo}$. As β_{dc} is very large, the output current I_c is much more than I_B .
∴ current gain in CE arrangement is very high (20 to 500)
- ② High Voltage & Power gain: Due to high current gain, CE ckt has the highest Voltage & Power gain.
- ③ Moderate output to input impedance ratio: In CE ckt, the ratio of output impedance to input impedance is small (about 20). So it is ideal one for coupling between various transistor stages. [In CB & CC ckt this ratio is very large]

③ Deriving current gain characteristic from output characteristic (Considering CB configuration)



Let $V_{cb} = -2V$

- STEP 1: Draw a vertical line through given V_{cb} value.
- STEP 2: Line intersects the characteristic at point A & B (Noted down I_E & I_C) (Here $I_E \approx I_C$)
- STEP 3: Plot points C & D for the output characteristic

at the corresponding levels of I_C & I_E .

STEP 4: Draw the characteristic through points C & D.

4) Advantages, Disadvantages & Applications of transistors

Advantages:

- They are mechanically strong
- Much smaller
- More compact
- Light weight
- Practically unlimited life (Last for many years)
- No heater requirement
- Transistors along with resistors and diodes can be integrated to produce ICs
- No heater loss
- Low operating voltage
- No warm-up period
- Less power absorbed by the device itself
- High voltage gain

Disadvantages:

- Drive circuit of BJT is complex
- Storage charge in base reduces switching frequencies
- Cannot be used in high power applications
- Lower input impedance
- Temperature dependence
- Inherent variation of parameters (β_{dc} for 148 transistors may vary between 100 & 600)

Applications:

- Switched Mode Power Supplier (SMPS)
- DC to DC Converter (Choppers)
- Bridge inverters
- Power factor correction techniques
- Amplifier
- Switches
- Impedance matching

5) Comparison of CB, CE & CC Configurations

Sl no.	Characteristic	CB	CE	CC
1)	Input resistance	Very low (50Ω)	Low (600Ω)	Very high ($750k\Omega$)
2)	Output resistance	Very high ($500k\Omega$)	High ($10k\Omega$)	Low (50Ω)
3)	Current gain	Less than unity	Greater than unity	Greater than unity
4)	Voltage gain	Medium (about 10)	Medium (about 50)	Low (< 1)
5)	Input current	I_E	I_B	I_B
6)	Output current	I_C	I_C	I_E
7)	Input terminals	E & B	B & E	B & C
8)	Output terminals	C & B	C & E	E & C
9)	Current amplification factor	$\alpha_{dc} = \frac{I_C}{I_E}$	$\beta_{dc} = \frac{I_C}{I_B}$	$\mu_{dc} = \frac{I_E}{I_B}$
10)	Phase between input & output	In-Phase (0°)	Out-of-Phase (180°)	In-Phase (0°)
11)	Applications	For high frequency applications	For audio frequency applications	For impedance matching

Problems

- ① In a common base connection, a certain transistor has an emitter current of 10mA & a collector current of 9.8mA . Calculate the value of the base current.

Sol: Given $I_E = 10\text{mA}$, $I_C = 9.8\text{mA}$, $I_B = ?$

We have, $I_E = I_C + I_B$

$$\Rightarrow I_B = I_E - I_C$$

$$= 10 \times 10^{-3} - 9.8 \times 10^{-3}$$

$$\boxed{I_B = 0.2\text{mA}}$$

- ② In a common-base connection, the emitter current is 6.28mA & the collector current is 6.20mA . Determine the common-base dc current gain.

Sol: Given $I_E = 6.28\text{mA}$, $I_C = 6.20\text{mA}$, $\alpha_{dc} = ?$

We have, $\alpha_{dc} = \frac{I_C}{I_E} = \frac{6.20 \times 10^{-3}}{6.28 \times 10^{-3}} = \underline{\underline{0.987}}$

- ③ The common-base dc current gain of a transistor is 0.967 . If the emitter current is 10mA , what is the value of base current?

Sol: Given $\alpha_{dc} = 0.967$, $I_E = 10\text{mA}$, $I_B = ?$

We have, $I_C = \alpha_{dc} I_E$ ($\because \alpha_{dc} = \frac{I_C}{I_E}$)

$$= 0.967 \times 10 \times 10^{-3}$$

$$I_C = 9.67\text{mA} //$$

Wkt $I_E = I_C + I_B$

$$\Rightarrow I_B = I_E - I_C = 10 \times 10^{-3} - 9.67 \times 10^{-3}$$

$$\therefore \boxed{I_B = 0.33\text{mA}} //$$

- 4) a) A transistor has an α of 0.975, What is the value of β b) if $\beta = 200$, What is the value of α ?

Sol: a) Given $\alpha = 0.975$, $\beta = ?$ b) Given, $\beta = 200$, $\alpha = ?$

We have.

$$\beta = \frac{\alpha}{1-\alpha}$$

$$= \frac{0.975}{1-0.975}$$

$$\boxed{\beta = 39} //$$

We have.

$$\alpha = \frac{\beta}{1+\beta}$$

$$= \frac{200}{200+1}$$

$$\boxed{\alpha = 0.995} //$$

- 5) A transistor has a typical β of 100. If the collector current is 40mA, What is the emitter current?

Sol: Given $\beta = 100$, $I_C = 40\text{mA}$, $I_E = ?$

We have $I_B = \frac{I_C}{\beta}$ ($\because \beta = \frac{I_C}{I_B}$)

$$= \frac{40 \times 10^{-3}}{100}$$

$$\boxed{I_B = 0.4\text{mA} @ 400\text{NA}} //$$

Now, $I_E = I_C + I_B = 0.4 \times 10^{-3} + 40 \times 10^{-3} = \underline{40.4\text{mA}}$

- 6) A transistor has $\beta = 150$. Calculate the approximate collector & base currents, if the emitter current is 10mA

Sol: Given, $\beta = 150$, $I_E = 10\text{mA}$, $I_B = ?$, $I_C = ?$


We have $\alpha = \frac{\beta}{1+\beta} = \frac{150}{1+150} = \underline{0.993}$

Also $\alpha = \frac{I_C}{I_E}$

$$\Rightarrow I_C = \alpha I_E = 0.993 \times 10 \times 10^{-3} = 9.93\text{mA} //$$

Now, $I_B = I_E - I_C = 10 \times 10^{-3} - 9.93 \times 10^{-3} = \underline{0.07\text{mA}}$ ($\because I_E = I_C + I_B$)

⑦ Determine the value of I_C & I_B for Ckt shown in fig ⑦



Sol:

Given $I_E = 12 \text{ mA}$, $B = 140$, $I_B = \frac{I_E}{1+B}$

$$\therefore I_B = \frac{12 \times 10^{-3}}{1+140} = \underline{\underline{0.085 \text{ mA}}}$$

$$\text{Now } I_C = I_E - I_B = 12 - 0.085 \times 10^{-3} = \underline{\underline{11.915 \text{ mA}}}$$

⑧ A transistor has $I_B = 10.5 \text{ mA}$ & $I_C = 2.05 \text{ mA}$. Find
 (a) B (b) α (c) I_E (d) If I_B changes by 27 mA & I_C changes by 0.65 mA , find the new value of B .

Sol: Given $I_B = 10.5 \text{ mA}$, $I_C = 2.05 \text{ mA}$, (a) $B = ?$, (b) $\alpha = ?$, (c) $I_E = ?$

(d) $I_B' = I_B + 27 \text{ mA}$, $I_C' = I_C + 0.65 \text{ mA}$, $B' = ?$

(a) $B = \frac{I_C}{I_B} = \frac{2.05 \times 10^{-3}}{10.5 \times 10^{-6}} = 19.5$

(b) $\alpha = \frac{B}{1+B} = \frac{19.5}{1+19.5} = 0.95$

(c) $I_E = I_B + I_C = 10.5 \times 10^{-6} + 2.05 \times 10^{-3} = 2.155 \text{ mA}$

(d) $I_B' = I_B + 27 \text{ mA} = 10.5 \times 10^{-6} + 27 \times 10^{-6} = 132 \times 10^{-6} \text{ A}$

$I_C' = I_C + 0.65 \text{ mA} = 2.05 \times 10^{-3} + 0.65 \times 10^{-3} = 2.7 \times 10^{-3} \text{ A}$

New Value of B , $B' = \frac{I_C'}{I_B'} = \frac{2.7 \times 10^{-3}}{132 \times 10^{-6}} = \underline{\underline{20.5}}$

⑨ A common emitter transistor has $\alpha = 0.98$, $I_{C0} = 5 \text{ mA}$ & $I_B = 100 \text{ mA}$. Find the values of collector & emitter currents

Sol: Given $\alpha = 0.98$, $I_{C0} = 5 \mu A$, $I_B = 100 \mu A$, $I_C = ?$, $I_E = ?$

$$I_C = \frac{\alpha I_B + I_{C0}}{1 - \alpha}$$

$$= \frac{0.98 \times 100 \times 10^{-6} + 5 \times 10^{-6}}{1 - 0.98}$$

$$I_C = 5.15 \text{ mA}$$

$$I_E = I_B + I_C = 100 \times 10^{-6} + 5.15 \times 10^{-3} = 5.25 \text{ mA}$$

10) A transistor has a maximum power dissipation of 500mW at 25°C. The derating factor is 2.28mW/°C. What is the maximum power dissipation at 70°C?

Sol: Given $P_{D(max)} = 500 \times 10^{-3} \text{ W}$ at 25°C

$$DF = 2.28 \text{ mW/}^\circ\text{C}$$


$$P_{D(max)} = ? \text{ at } T = 70^\circ\text{C}$$

$$P_{D(max)}(70^\circ\text{C}) = P_{D(max)} - DF(T - 25)$$

$$= 500 \times 10^{-3} - 2.28 \times 10^{-3}(70 - 25)$$

$$= 0.397 \text{ W}$$

11) A common base transistor amplifier has an input resistance of 20Ω & output resistance of 100kΩ. The collector load is 1kΩ if a signal of 500mV is applied between emitter and base, find the voltage amplification. Assume α_{ac} to be nearly one.



Input Current, $I_E = \frac{\text{Input Voltage}}{\text{Input Resistance}}$
 $= \frac{500 \times 10^{-3}}{20}$

$$I_E = 25 \text{ mA}$$

Now, $I_C = I_E$

$$I_C = 25 \text{ mA}$$

Output voltage,

$$V_{out} = I_C R_C$$

$$= 25 \times 10^{-3} \times 1 \times 10^3$$

$$= 25 \text{ V} //$$

$$\therefore \alpha_{dc} = \frac{I_C}{I_E}$$

$$1 = \frac{I_C}{I_E} \quad \therefore \alpha_{dc} \approx 1 \quad \text{given}$$

$$I_E = I_C$$

Voltage amplification (Voltage gain) is,

$$A_V = \frac{V_{out}}{i/p \text{ voltage}} = \frac{25}{500 \times 10^{-3}} = 50 //$$

12 In a Common base connection, the emitter current is 1 mA. If the emitter circuit is open, the collector current is 50 μ A. Find the total collector current. Given $\alpha = 0.92$

Sol: Given, $I_E = 1 \text{ mA}$, $I_{CBO} = 50 \mu\text{A}$, $I_C = ?$, $\alpha = 0.92$

We have, $I_C = \alpha I_E + I_{CBO} = 0.92 \times 1 \times 10^{-3} + 50 \times 10^{-6}$


$$\boxed{I_C = 0.97 \text{ mA}} //$$

13 In a Common base connection, $\alpha = 0.95$. The voltage drop across 2 k Ω resistance which is connected in the collector is 2 V. Find the base current.

Sol: Fig 13 shows common base circuit.

Given, $\alpha = 0.95$, $R_C = 2 \text{ k}\Omega$, $V_C = 2 \text{ V}$, $I_B = ?$

We have, $I_c = \frac{V_c}{R_c} = \frac{2V}{2k\Omega} = 1mA$




Fig(13)

We have, $I_E = \frac{I_c}{\alpha}$ ($\because \alpha = \frac{I_c}{I_E}$)
 $= \frac{1 \times 10^{-3}}{0.95}$
 $= 1.05mA$

Note $I_b = I_E - I_c = 1.05 \times 10^{-3} - 1 \times 10^{-3} = 0.05mA$

4) For the common base CRT shown in fig(14), determine I_c & V_{cb} . Assume Si transistor.



Fig(14)

Sol: Given, $R_E = 1.5k\Omega$, $V_{EE} = 8V$, $R_C = 1.2k\Omega$, $V_{CC} = 18V$,
 $V_{BE} = 0.7V$ (Given Si transistor)

Applying KVL to emitter side loop,

$$V_{EE} = I_E R_E + V_{BE}$$

$$\Rightarrow I_E = \frac{V_{EE} - V_{BE}}{R_E} = \frac{8 - 0.7}{1.5 \times 10^3} = 4.87mA$$


Let $I_c \approx I_E \approx 4.87mA$

Applying KVL to collector-side loop,

$$V_{CC} = I_c R_C + V_{CB}$$

$$\Rightarrow V_{CB} = V_{CC} - I_c R_C = 18 - 4.87 \times 10^{-3} \times 1.2 \times 10^3$$

$$V_{CB} = 12.16V$$



5) A transistor has $\alpha = 0.9$. If $I_E = 10mA$, find β , η , I_b

Sol: Given $\alpha = 0.9$, $I_E = 10mA$, $\beta = \frac{\alpha}{1-\alpha} = \frac{0.9}{1-0.9} = 9$
 $\eta = 1 + \beta = 10\%$

$$I_C = \alpha I_E = 0.9 \times 10 \text{ mA} = 9 \text{ mA} //$$

$$I_B = I_E - I_C = 10 \times 10^{-3} - 9 \times 10^{-3} = 1 \text{ mA} //$$

- ⑥ Calculate α_{dc} & β_{dc} for the transistor, if $I_C = 1 \text{ mA}$, $I_B = 25 \mu\text{A}$. Determine the new base current to give $I_C = 5 \text{ mA}$.

Sol: Given $I_C = 1 \text{ mA}$, $I_B = 25 \mu\text{A}$,
 $\alpha_{dc} = ?$, $\beta_{dc} = ?$

Let us have, $\beta_{dc} = \frac{I_C}{I_B} = \frac{1 \times 10^{-3}}{25 \times 10^{-6}}$

$$\boxed{\beta_{dc} = 40} //$$

Now,

$$\alpha_{dc} = \frac{\beta_{dc}}{1 + \beta_{dc}} = \frac{40}{1 + 40}$$

$$\boxed{\alpha_{dc} = 0.975} //$$

$$I_B' = ?$$

$$I_C' = 5 \text{ mA}$$

We have

$$I_C' = \beta_{dc} I_B'$$

∴

$$I_B' = \frac{I_C'}{\beta_{dc}}$$

$$= \frac{5 \times 10^{-3}}{40}$$

$$\boxed{I_B' = 0.125 \text{ mA} //$$

Syllabus: BJT Biasing: DC Load Line & Bias Point, Base bias, voltage divider bias, Numerical examples as applicable

* Transistor biasing ① Biasing the transistor:

The process of applying external dc voltage to a transistor is called transistor biasing ② biasing the transistor

③ The process of applying external dc voltage to a transistor to operate it in the desired region is called transistor biasing

④ The process of applying external dc voltage to a transistor to establish the required dc currents and voltages so that it operates in the appropriate region of the characteristics is called transistor biasing

⑤ The proper flow of zero signal collector current & the maintenance of proper collector-emitter voltage during the passage of signal is known as transistor biasing

Note:

① For transistor to be an amplifier: It must be operated in the active region of its characteristics (ie for CB configuration, base-emitter junction should be forward biased & collector-base junction should be reverse biased)

② For transistor to be a switch: It is operated in the cut-off region (open switch) and/or saturation-region (closed switch).

③ The circuit which provides transistor biasing is known as biasing circuit.

④ The basic ^(conditions for proper biasing of a transistor) conditions for faithful amplification

- (i) Proper zero signal collector current. ^{② Extent of a transistor's linear}
- (ii) Minimum proper base-emitter voltage (V_{BE}) at any instant. ($0.3V$ for Ge & $0.7V$ for Si)
- (iii) Minimum proper collector-emitter voltage (V_{CE}) at any instant. ($0.5V$ for Ge & $1V$ for Si)

⑤ Need for biasing:

- (i) To turn on the device
- (ii) To set a fixed level of current & fixed voltage drop across the transistor junctions.
- (iii) To operate transistor in the desired region (where it operates linearly & provides a constant voltage gain)

⑥ Inherent variations of transistor parameters:

In practice, the transistor parameters such as β , V_{BE} are not same for every transistor even of the same type. Ex: For BC147 (Silicon NPN transistor), β varies from 100 to 600 (for one transistor it may be 100, for the other it may be 600).

The inherent variations of transistor parameters may change the operating point, resulting in unfaithful amplification. Therefore, the biasing network (circuit) is designed such that it should be able to work with all transistors of one type. In other words, the operating point should be independent of transistor parameters variations.

7) Stabilization:

The process of making operating point independent of temperature changes @ Variations in transistor parameters is known as Stabilization.

8) Need for Stabilization: @ Factors affecting stability of Q-Point:

Stabilization of the operating point @ Q-Point is necessary due to the following reasons:

a) Temperature dependence of I_c

The collector leakage current (I_{c0}) is greatly influenced (especially in Ge transistor) by temperature changes.

b) Inherent variations of transistor parameters:

The values of β & V_{BE} are not same for any two transistors even of the same type. Also V_{BE} decreases with increase in temperature.

c) Thermal runaway:

The self-destruction of an unstabilized transistor is known as thermal runaway.

The collector leakage current I_{c0} is strongly dependent on temperature.

Higher stability indicates poor stability, hence a better value indicates good stability

9) Stability factor:

The rate of change of collector current (I_c) w.r.t the device saturation current (I_{c0} @ I_{c0}) at constant β & I_B is called Stability factor (S)

ie $S = \frac{dI_c}{dI_{c0}}$ at constant I_B & β — (*)

* DC Load line and Bias Point:

DC Load line:

Defn: A Straight line drawn on the transistor output characteristic is called DC load line for a transistor circuit. (1)


The Load line is a graph of collector current (I_c) versus collector-emitter voltage (V_{ce}), for a given value of collector resistance (R_c) and a given supply voltage (V_{cc}) [For a common emitter circuit]

(2) A straight line which shows all corresponding levels of I_c and V_{ce} that can exist in a particular circuit is called DC load line [For CE circuit]

Analysis:

Consider a npn CE transistor as shown in fig (1)

Here supply voltage (V_{cc}) forward biases the base-emitter junction & reverse biases the collector-emitter junction.



Applying KVL to the collector circuit,

$$V_{cc} - I_c R_c - V_{ce} = 0 \quad \text{--- (1)}$$

Case (i): Let $I_c = 0$

Eqn (1) becomes,

$$V_{ce} = V_{cc} \quad \text{--- (2)}$$

Mark point A at $A(V_{ce}, I_c) = A(V_{cc}, 0)$
(Transistor in cut-off)

Case (ii): Let $V_{ce} = 0$


Eqn (1) becomes

$$I_c = \frac{V_{cc}}{R_c} \quad \text{--- (3)}$$

Mark point B at $B(V_{ce}, I_c) = B(0, \frac{V_{cc}}{R_c})$
(Transistor in saturation)

Fig (1): npn CE transistor

Now draw the Straight line through Points A & B
(DC load line)



Note:

Consider eqn ①

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow I_C = \left(\frac{-1}{R_C}\right) V_{CE} + \left(\frac{V_{CC}}{R_C}\right) \quad \text{--- ④}$$

Comparing ④ with $y = m x + c$,
we get

$$m = \frac{-1}{R_C} \text{ (Slope)}$$

Comparing ⑤ with,

$$\frac{x}{a} + \frac{y}{b} = 1, \text{ we get}$$

$$a = V_{CC}, \quad b = \frac{V_{CC}}{R_C}$$

(x-intercept) (y-intercept)

DC bias Point ① Operating Point ② Quiescent Point ③
Q-Point ④ Silent Point

Defn: The point at which the dc load line intersects with the output characteristics of the transistor & it defines the dc conditions in the circuit is called dc bias Point.

⑤
The Point which identifies the transistor collector

current & collector-emitter voltage when there is no input signal at the base terminal is called dc bias point. (7)

A point on the DC load line which represents the zero signal values of V_{CE} (V_{CEQ}) & I_C (I_{CQ}) in a transistor is called dc operating point @ Q-Point.

Analysis:

Consider a npn CE transistor as shown in fig (3)

STEP (1): Applying KVL to base loop.

$$V_{CC} - I_B R_B - V_{BE} = 0 \quad \text{--- (6)}$$

$$\Rightarrow I_B = I_{BQ} = \frac{V_{CC} - V_{BE}}{R_B} \quad \text{--- (7)}$$




Fig (3): npn CE transistor

STEP (2):

$$\text{We have } I_C = I_{CQ} = \beta I_B \quad \text{--- (8)}$$

STEP (3):

Applying KVL to collector loop.

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{CEQ} = V_{CC} - I_{CQ} R_C \quad \text{--- (9)}$$

STEP (4):

Now mark Q-point as $Q(V_{CEQ}, I_{CQ})$




Fig (4):

Note:

① Consider dc load line drawn on CE output characteristics as shown in fig 5

→ Here Q_1 is near cut-off region, Q_5 is near saturation region & Q_3 is in the middle of the active region.

→ Selection of Q-point depend on the application of the transistor.

② Variation of I_B, I_C & V_{CE} :

→ Here $A(V_{CE}, I_C) = A(20V, 0mA)$

$B(V_{CE}, I_C) = B(0, 2mA)$

→ Let us choose Q-point as shown in fig 7.

Now from fig 6.

$I_B = 20\mu A$

$I_C = 1mA$

$V_{CE} = V_{CC} - I_C R_C$
 $= 20 - 1 \times 10^{-3} \times 10 \times 10^3$

$V_{CE} = 10V$

⇒ At $I_B = 20\mu A, Q(10V, 1mA)$

→ When I_B is increased from $20\mu A$ to $40\mu A$, I_C

increases from $1mA$ to $1.95mA$

$1.95mA$ &

V_{CE} decreases from $10V$ to $0.5V$




Fig 5: CE output characteristics




Fig 6: CE NPN Transistor




Fig 7

→ When I_B is decreased from $20\mu A$ to 0

I_C decreases from $1mA$ to $0.05mA$ &

V_{CE} increases from $10V$ to $19.5V$

∴ By varying input (V_i), I_B , I_C & V_{CE} can be varied

③ Selection of Q-Point: (For CE Configuration)

Based on the application of the transistor, it can be operated in any of the three regions such as

① Saturation ② near Saturation region

③ Cut off region ④ near Cut off region.

⑤ Active region ⑥ at the centre of the active region

⑦ at the centre of the load line.

Fig ⑧ shows the input signal applied to base terminal.




Fig ⑧: Input signal

① Near Saturation region (Fig 9):

I_B Q-Point is located near the Saturation region, the transistor is driven into Saturation. Therefore

the negative peak of the output

voltage (positive peak of the output current) is clipped off.

Here we get a distorted output.





Fig ⑨:


(b) Near cut-off region (Fig 10)

If Q-point is located near the cut-off region, the transistor is driven into cut-off. Therefore the positive peak of the output voltage (negative peak of the output current) is clipped off. Here we get a distorted output.



(c) At the centre of the active region (Fig 11)

If Q-point is located at the centre of the load line (active region), the transistor is driven into active region. Here we get an undistorted output.



Conclusion:

For a maximum undistorted output, the transistor should be driven into active region [or Q-point must be located at the centre of the active region (load line)]

(4)

- For large-signal amplifiers, Q-point must be at the centre of the load line (output voltage swing = $\pm 10V$)
- For small-signal amplifiers, Q-point need not to be at the centre of the dc load line (output voltage swing not greater than $\pm 1V$)

5) Effect of Emitter Resistor:

Consider a circuit that has a resistor R_E as shown in fig (12)

Applying KVL to collector-emitter loop,

$$V_{CC} - V_{CE} - I_C R_E = 0 \quad (\because I_C \approx I_E) \quad \text{--- (10)}$$

Case (i): Put $V_{CE} = 0$

$$I_C = \frac{V_{CC}}{R_E} \quad \text{--- (11)}$$

Mark as Point

$$A(V_{CE}, I_C) = (0, \frac{V_{CC}}{R_E})$$

Case (ii): Put $I_C = 0$


$$V_{CE} = V_{CC} \quad \text{--- (12)}$$

Mark as Point

$$B(V_{CE}, I_C) = (V_{CC}, 0)$$

Draw a straight line through $A(0, \frac{V_{CC}}{R_E})$ & $B(V_{CC}, 0)$ to get dc load line (shown in fig 14)

Now consider a circuit that has collector & emitter resistors R_C & R_E as shown in fig (13).



$$R_L(dc) = R_E$$

Fig (12)

$$R_L(dc) = R_C + R_E$$

Fig (13)




Fig (14):

Applying KVL to collector-emitter loop,

$$V_{CC} - I_C R_C - V_{CE} - I_C R_E = 0 \quad (\because I_C \approx I_E) \quad \text{--- (13)}$$

Case (i): Put $V_{CE} = 0$

$$I_C = \frac{V_{CC}}{R_C + R_E} \quad \text{--- (14)}$$

Mark as Point

$$A(0, \frac{V_{CC}}{R_C + R_E})$$

Case (ii): Put $I_C = 0$

$$V_{CE} = V_{CC} \quad \text{--- (15)}$$

Mark as Point

$$B(V_{CC}, 0)$$

Draw a straight line through A & B to get dc load line (fig 15)




Fig (15):

* Methods of transistor biasing:

The most commonly used methods for biasing the transistors are

- ① Base bias ② Fixed bias ③ Fixed current bias ④ Base resistor
- ⑤ Emitter bias ⑥ Emitter feedback bias ⑦ Base bias with emitter feedback.
- ⑧ Collector-to-base bias ⑨ Collector feedback bias ⑩ Base bias with collector feedback.
- ⑪ Voltage-divider bias ⑫ Self bias ⑬ Universal bias ⑭ Emitter current bias.

① Base bias ② Fixed bias ③ Fixed current bias ④ Base Resistor

The circuit in which the base current is a constant quantity determined by supply voltage V_{CC} & base resistor R_B (constant quantity) is called Fixed bias

Fig (16) shows the base bias circuit.

Step ①:

Applying KVL to base-emitter circuit,

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$\Rightarrow \boxed{I_B = \frac{V_{CC} - V_{BE}}{R_B}} \quad \text{--- (16)}$$

Step ②:

We have,

$$\boxed{I_C = h_{FE} I_B} \quad \text{--- (17)}$$

Step ③:

Applying KVL to collector-emitter circuit,

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow \boxed{V_{CE} = V_{CC} - I_C R_C} \quad \text{--- (18)}$$

When V_{CC} , R_C , R_B & h_{FE} are known, the values of I_B , I_C & V_{CE} can be determined using (16), (17) & (18)




Fig (16): Base bias circuit

Note:

① Effect of $h_{FE(max)}$ & $h_{FE(min)}$: ^(For Base bias & Voltage divider)

When $h_{FE(\beta)}$ is known, the circuit bias conditions (I_B, I_C & V_{CE}) can be determined exactly.

In practice the precise (exact) value of h_{FE} is not known. Therefore the maximum & minimum values of current gain (h_{FE}) can be obtained from the manufacturer data sheet. Now $h_{FE(max)}$ & $h_{FE(min)}$ must be used to calculate the range of I_C & V_{CE} .

② Base bias using PNP transistor:





Fig (17): Base bias using a PNP transistor

Q- Point shifts from active region to saturation when h_{FE} is increased. I_C (outlet \rightarrow), V_{CE} (outlet \rightarrow), V_{BE} (outlet \rightarrow), V_{CE} (outlet \rightarrow)

\rightarrow Voltage Polarities & current directions are reversed compared to NPN transistor.

\rightarrow Eqns (16), (17) & (18) are used to analyze the circuit.

③ Design of base-bias circuit:

Finding the component values of biasing circuit is called design.

Base circuit design can be done either in mathematical approach or characteristic approach.

Mathematical approach:

The values of $V_{CC}, V_{CE}, V_{BE}, I_C$ (or I_B) & h_{FE} will be given.

The design steps are as follows

STEP 1: Calculate R_c using the relation


$$R_c = \frac{V_{cc} - V_{CE}}{I_{c1}} \quad - (19)$$

STEP 2: Calculate I_B (or I_c) using the relation,

$$I_B = \frac{I_c}{h_{FE}} \quad \text{or} \quad I_c = h_{FE} I_B \quad - (20)$$

STEP 3: Calculate R_B using the relation.

$$R_B = \frac{V_{cc} - V_{BE}}{I_B} \quad - (21)$$



Fig(18): Base-bias circuit

5) DC load line & Q-point of Base-bias


consider the base bias circuit as shown in fig(19)

APPLYING KVL TO collector-emitter loop.

$$V_{cc} - I_c R_c - V_{CE} = 0 \quad - (22)$$

Put $I_c = 0$	Put $V_{CE} = 0$
$V_{CE} = V_{cc} \quad - (23)$	$I_c = \frac{V_{cc}}{R_c} \quad - (24)$

Point A($V_{cc}, 0$) Point B($0, \frac{V_{cc}}{R_c}$)



Fig(19): Base bias circuit


APPLYING KVL TO base-emitter loop.

$$V_{cc} - I_B R_B - V_{BE} = 0 \quad - (25)$$

$$\Rightarrow I_B = I_{BQ} = \frac{V_{cc} - V_{BE}}{R_B} \quad - (26)$$

$$\text{We have, } I_c = I_{cQ} = \beta I_B \quad - (27)$$

$$\text{From (22), } V_{CE} = V_{CEQ} = V_{cc} - I_{cQ} R_c \quad - (28)$$



Fig(20):

5 Advantages, disadvantages & Applications of Base bias

Advantages @ Merits

- 1. A very less number of components are required.
- 2. Operating point can be shifted easily anywhere in the active region by simply changing the base resistor (R_B)
- 3. There is no loading of the source by the biasing circuit since no resistor is employed across base-emitter junction.

Disadvantages @ Demerits @ drawbacks

- 1. Poor Stabilization (operating point is unstable)
- 2. The stability factor is very high ($S = \beta + 1$), hence prone to thermal runaway.

Applications @ usage

- 1. Rarely used in linear circuits (ie the circuits which use the transistor as a current source).
- 2. It is often used in circuits where transistor is used as a switch.

3 Voltage - divider bias @ Self bias @ universal bias @ Emitter current bias:

Voltage divider bias is the most stable transistor bias circuit.

Circuit operation

- > A voltage divider bias circuit is shown in fig 21.
- > Resistors R_1 & R_2 divide the supply voltage V_{CC} & voltage drop across R_2 provides fixed bias voltage ' V_B ' at the base.




Fig 21: Voltage - divider bias circuit

- The emitter resistor R_E provides stabilization.
- The total dc load in series with the transistor is $(R_C + R_E)$
- Let the current I_2 is very much larger than I_B & V_B is assumed to be constant.

Methods of Analysis

- ① Approximate Method @ Analysis
- ② Exact @ Accurate @ Precise Method @ Analysis

① Approximate Method: (Fig 21)

It is a direct method, saves time & energy.
 Applying KVL to voltage-divider network,

$$V_{CC} - I_1 R_1 - I_2 R_2 = 0 \quad \text{--- (29)}$$

$$\Rightarrow \boxed{I_2 = \frac{V_{CC}}{R_1 + R_2}} \quad \text{--- (30)} \left[\begin{array}{l} \text{Since } I_1 = I_B + I_2 \\ \Rightarrow I_1 \approx I_2 \quad (\because I_2 \gg I_B) \end{array} \right] \quad \text{--- (31)}$$

Voltage across R_2

$$V_B = I_2 R_2 \quad \text{--- (32)}$$

$$\boxed{V_B = \frac{V_{CC}}{R_1 + R_2} R_2} \quad \text{--- (33)} \quad \text{[Using (30) in (32)]}$$

We have, $V_B = V_{BE} + V_E \quad \text{--- (34)}$

$$\Rightarrow \boxed{V_E = V_B - V_{BE}} \quad \text{--- (35)}$$

Emitter current,

$$I_E = \frac{V_E}{R_E} \quad \text{--- (36)} \quad \text{[Using (35) in (36)]}$$

$$\boxed{I_E = \frac{V_B - V_{BE}}{R_E}} \quad \text{--- (37)}$$

Applying KVL to Collector loop,

$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

$$\Rightarrow \boxed{V_{CE} = V_{CC} - I_C (R_C + R_E)} \quad \text{--- (38)} \quad \text{[}\because I_E \approx I_C\text{]}$$

Collector Voltage,

$$V_C = V_{CC} - I_C R_C \text{ or } V_{CE} + V_E \quad \text{--- (39)}$$

With $I_C \approx I_E$ constant, the V_{CE} remains constant. Q-Point is independent of h_{FE} (\because h_{FE} is not involved in any of the above equations)


② Exact ① Accurate ③ Precise Method:

It can be applied to any voltage divider circuit.

The voltage-divider network is replaced by its Thevenin equivalent circuit.

Consider the voltage divider bias circuit as shown in

Fig (22).



Fig(22): Simplification of voltage divider bias circuit

Now consider the voltage divider network as shown in

Fig (23)





Fig (23): Voltage divider network

Fig(24): Thevenin equivalent circuit

The Thevenin equivalent circuit of Voltage divider network is shown in fig (24).

V_T : Thevenin's Voltage:

V_T is the voltage across B-G terminals @ Voltage across R_2 .

From voltage divider rule,

$$V_T = \frac{V_{CC} R_2}{R_1 + R_2} \quad \text{--- (40)}$$




Fig (25):

R_T : Thevenin's resistance:

R_T is the resistance seen between the terminals B-G. (By shorting the voltage source V_{CC})

$$\therefore R_T = \frac{R_1 R_2}{R_1 + R_2} \quad \text{--- (41)}$$




Fig (26):

$$\begin{aligned} * \\ I_E &= I_C + I_B \\ \therefore h_{FE} &= \frac{I_C}{I_B} \end{aligned}$$

Now replace the voltage divider network with its Thevenin equivalent circuit (between B & G) as shown in fig (27).

Applying KVL to base-emitter loop,

$$V_T - I_B R_T - V_{BE} - I_E R_E = 0$$


$$\Rightarrow V_T - V_{BE} = I_B R_T + I_E R_E$$

$$\Rightarrow V_T - V_{BE} = I_B R_T + (I_B + I_C) R_E$$

$$\Rightarrow V_T - V_{BE} = I_B R_T + (I_B + h_{FE} I_B) R_E$$

$$\Rightarrow V_T - V_{BE} = I_B [R_T + R_E (1 + h_{FE})] \quad \text{Fig (27): Voltage divider bias circuit with Thevenin equivalent circuit}$$

$$\Rightarrow I_B = \frac{V_T - V_{BE}}{R_T + R_E (1 + h_{FE})} \quad \text{--- (42)}$$



Now $I_C = h_{FE} I_B$ - (43)

Applying KVL to Collector - emitter loop,

$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$

$\Rightarrow V_{CE} = V_{CC} - I_C R_C - I_E R_E$ - (44)

Emitter voltage, $V_E = I_E R_E$ - (45)

Collector voltage, $V_C = V_{CE} + V_E$ or $V_{CC} - I_C R_C$ - (46)

Base voltage, $V_B = V_{BE} + V_E$ - (47)

Q-point is independent of h_{FE} (though h_{FE} is used in the above equations)

Note:

1. Q-point @ operating point is almost independent of $h_{FE} (\beta)$ variation. So voltage divider bias is the most stable transistor bias circuit. (See numerical 13.4)

2. Voltage divider bias using PNP transistor:

-> Voltage polarities & current directions are reversed compared to NPN transistor.

-> A PNP transistor voltage divider bias circuit is analyzed in exactly the same way as an NPN transistor voltage divider bias circuit.




Fig (28): PNP transistor voltage divider bias circuit

3. The stability of a system (transistor circuit) is a measure of sensitivity of a network to variations in its parameters.

In any transistor amplifier, I_C is sensitive to the following parameters.

β : Increases with increase in temperature.

V_{BE} : Decreases about $7.5 \text{ mV}/^\circ\text{C}$ increase in temp.

I_{C0} (Reverse Saturation Current): Doubles for every 10°C increase in temperature.

Q) Design of voltage-divider bias circuit: (Finding R_1, R_2)
 R_C, R_E

The values of $V_{CC}, V_{CE}, V_{BE}, I_C \leftarrow h_{FE}$ will be given.

The design steps are as follows:

STEP 1: Let $I_2 = \frac{I_C}{10}$ (As a thumb rule) — (48)

STEP 2: Let $V_E \gg V_{BE}$ (If V_E is not given) — (49)

Choose V_E in 3V-5V range (3V when V_{CC} is low (9V)
 5V regardless of voltage)

STEP 3: Calculate R_E using the relation,

$$R_E = \frac{V_E}{I_C} \quad (\because I_C \approx I_E) \quad \text{--- (50)}$$

STEP 4: Calculate R_2 using the relation

$$R_2 = \frac{V_B}{I_2} \quad \text{--- (51)} \quad \text{Where, } V_B = V_{BE} + V_E \quad \text{--- (52)}$$

STEP 5: Calculate R_1 using the relation,

$$R_1 = \frac{V_{CC} - V_B}{I_2} \quad \text{--- (53)}$$

STEP 6: Calculate R_C using the relation,

$$R_C = \frac{V_{CC} - V_{CE} - V_E}{I_C} \quad \text{--- (54)}$$




Fig (29): Voltage-divider bias circuit

5) DC load line & Q-Point of Voltage-divider bias

⇒ Consider the voltage-divider bias circuit as shown in fig (30)

Applying KVL to collector-emitter loop,

$$V_{CC} - V_{CE} - I_C R_C - I_E R_E = 0$$

$$\Rightarrow V_{CC} - V_{CE} - I_C (R_C + R_E) = 0 \quad (\because I_C \approx I_E) \quad \text{--- (55)}$$




Fig (30): Voltage-divider bias circuit

Put $I_C = 0$

$$V_{CE} = V_{CC} \quad \text{--- (56)}$$

Point A ($V_{CC}, 0$)

Put $V_{CE} = 0$

$$I_C = \frac{V_{CC}}{R_C + R_E} \quad \text{--- (57)}$$

Point B ($0, \frac{V_{CC}}{R_C + R_E}$)

⇒ We have

$$I_E = \frac{V_B - V_{BE}}{R_E} \quad \text{where,} \quad V_B = \frac{V_{CC} R_2}{R_1 + R_2}$$

$$\therefore I_C \approx I_{CQ} \approx I_E \quad \text{--- (58)}$$




Fig (31)

$$V_{CE} = V_{CEQ} = V_{CC} - I_C (R_C + R_E) \quad \text{--- (59)}$$

6) Which value of β to be used?

(a) Distinct β_{min} & β_{max} given

Solve using β_{min} & β_{max} separately

(b) Range of β given ($\beta_{min} - \beta_{max}$)

Ans (a) geometric average of the two values should be used.

$$\beta = \sqrt{\beta_{min} \times \beta_{max}}$$

7) Why Si is preferred over Ge?

Main reasons

(a) Smaller I_{CBO} : Si: 0.01 nA to 1 nA (At 25°C)
Ge: 2 to 15 nA

(b) Smaller variation of I_{CBO} with temperature:

For Si: I_{CSO} approximately doubles with each $12^\circ C$ rise

For Ge: I_{CSO} approximately doubles with each 8 to $10^\circ C$ rise.

③ Greater Working temperature:

For Si: Normal working temperature upto $150^\circ C$

For Ge: Normal working temperature upto $70^\circ C$

④ Higher PIV rating:

Si: PIV ratings around $1000V$

Ge: PIV ratings around $400V$

[One drawback of Si as compared to Ge is potential barrier of Si diode is $0.7V$; which is more than that of Ge diode ($0.3V$)]

⑤ Advantages, disadvantages & Applications of voltage divider bias

Advantages @ Merits:

- ① Operating Point (Q-Point) is almost independent of β (h_{FE}) variation.
- ② The Stability factor is the smallest possible value, ($S \approx 1$) hence leads to the maximum possible thermal stability. ②) operating point stabilized against shift in temperature.

Disadvantages @ Demerits @ drawbacks

- ① It is complex, since it requires more components than other biasing circuits.
- ② If R_E is of large value, high V_{CC} is necessary. This increases cost as well.
- ③ The negative feedback caused by R_E , reduces the

gain of the amplifier.

Applications @ Usage

① Used to bias linear amplifier



② Comparison of Biasing Circuits

Sl no.	Parameter	Base bias	Voltage divider bias
1	Circuit		
2	Stability	Poor	Excellent
3	Bias Conditions	Unpredictable	Most Predictable
4	Feedback	Not present	Negative feedback
5	components (circuit complexity)	Less	More
6	Stability Factor (S)	$S = 1 + \beta (1 + h_{FE})$	$S = \frac{1 + \beta}{1 + \beta \left(\frac{R_E}{R_E + R_{TH}} \right)}$ <p>Where $R_{TH} = \frac{R_1 R_2}{R_1 + R_2}$</p>
7	VCE (min)	1.8V	9.4V
8	VCE (max)	13.75V	10.4V
9	IC	$= \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right)$	$= \frac{V_{CC} R_2}{R_1 + R_2} - \frac{V_{BE}}{R_E}$

10	V_{CE}	$= V_{CC} - I_C R_C$	$= V_{CC} - I_C (R_C + R_E)$
11	DC Load line	A straight line from $A(V_{CC}, 0)$ to $B(0, \frac{V_{CC}}{R_C})$	straight line from $A(V_{CC}, 0)$ to $B(0, \frac{V_{CC}}{R_C + R_E})$
12	Q-point	$Q(V_{CEQ}, I_{CQ})$ $V_{CEQ} = V_{CC} - I_{CQ} R_C$ $I_{CQ} = (\frac{V_{CC} - V_{BE}}{R_B}) \beta$	$Q(V_{CEQ}, I_{CQ})$ $V_{CEQ} = V_{CC} - I_C (R_C + R_E)$ $I_{CQ} = \frac{\frac{V_{CC} R_2}{R_1 + R_2} - V_{BE}}{R_E}$
13	Applications:-	Used in switching circuits	Used in linear amplifier

1) Draw the DC load line for the circuit shown in fig 1a

Given circuit is redrawn below.



Applying KVL to collector-emitter loop,

$$V_{CC} - I_C R_C - V_{CE} = 0$$

Put $I_C = 0$

$$V_{CE} = V_{CC} = 20V$$

Mark at Point

$$A(V_{CE}, I_C) = A(20, 0)$$

Put $V_{CE} = 0$


$$I_C = \frac{V_{CC}}{R_C} = \frac{20}{10 \times 10^3}$$

$$I_C = 2mA$$

Mark at Point

$$B(V_{CE}, I_C) = B(0, 2 \times 10^{-3})$$

Draw a straight line through $A(20, 0)$ & $B(0, 2 \times 10^{-3})$ to get load line



2) The transistor circuit in fig 2a has the collector characteristics shown in fig 2b. Determine the circuit Q-point & estimate the maximum symmetrical output voltage swing.





Fig 2b

Applying KVL to collector-emitter loop,

$$V_{CC} - I_C R_C - V_{CE} = 0$$

Put $I_C = 0$

$$V_{CE} = V_{CC} = 18V$$

Point A (18, 0)

Put $V_{CE} = 0$


$$I_C = \frac{V_{CC}}{R_C} = \frac{18}{2.2 \times 10^3}$$

$$I_C = 8.18mA$$

Point B (0, 8.18×10^{-3})

Draw the dc load line through points A & B on the given output characteristics [fig 2b].

The intersection of the dc load line & $I_B = 40\mu A$ characteristic is Q-Point as shown in fig 2c.





The dc bias conditions are

$$I_C \approx 4.1mA \text{ \& } V_{CE} \approx 9V$$

∴ Maximum symmetrical output voltage swing is,

$$\Delta V_{CE} \approx \pm 9V$$

The base bias circuit is shown in fig 3a. Determine I_B , I_C & V_{CE} .



Applying KVL to base-emitter circuit,

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{18 - 0.7}{4.7 \times 10^3} = 36.8 \mu A$$

$V_{BE} = 0.3V$ for Ge
 $V_{BE} = 0.7V$ for Si
 If V_{BE} not given take $V_{BE} = 0.7V$

We have, $I_c = h_{FE} I_B = 100 \times 36.8 \times 10^{-6} = \underline{\underline{3.68 \text{ mA}}}$

Applying KVL to collector-emitter loop,

$$V_{CC} - I_c R_c - V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_c R_c = 18 - 3.68 \times 10^{-3} \times 2.2 \times 10^3$$

$$\boxed{V_{CE} = 9.904 \text{ V}}$$

Q) For the circuit shown in fig 4(a), draw DC load line & mark the Q-Point. Assume $\beta = 100$ & neglect V_{BE}





Fig 4(a)

Ans: DC load line



STEP 1: Applying KVL to collector loop,

$$V_{CC} - I_c R_c - V_{CE} = 0$$

STEP 2: Put $I_c = 0$, $V_{CE} = V_{CC} = 20 \text{ V}$

Mark at Point A ($V_{CE}, 0$) = A(20, 0)

STEP 3: Put $V_{CE} = 0$, $I_c = \frac{V_{CC}}{R_c} = \frac{20}{4.7 \times 10^3} = 4.25 \text{ mA}$

Mark at Point B ($I_c, 0$) = B(4.25×10^{-3} , 0)

STEP 4: Draw a straight line through Points A & B as shown in fig 4(b)

Q-Point

STEP 1: Applying KVL to base-emitter loop,

$$V_{CC} - I_B R_B - V_{BE} = 0 \quad (\text{Given } V_{BE} = 0)$$

$$\Rightarrow I_B = \frac{V_{CC}}{R_B} = \frac{20}{1 \times 10^5} = 20 \mu\text{A}$$

We have

$$I_{cQ} = I_c = \beta I_B = 100 \times 20 \times 10^{-6} = \underline{\underline{2 \text{ mA}}}$$

STEP 2: KVL to collector-emitter loop,




Fig 4(b)

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow V_{CEQ} = V_{CE} = V_{CC} - I_C R_C = 20 - 2 \times 10^{-3} \times 4.7 \times 10^3 = \underline{\underline{10.6V}}$$

Mark as Point Q (10.6, 2×10^{-3}) [Shown in fig 4(b)]

- 5) Calculate the value of R_B that will saturate the base bias transistor circuit. Given $h_{FE} = 200$, $V_{CE} = 0.3V$, $R_C = 2.2k\Omega$, $V_{CC} = 10V$

sol: The base-bias circuit is shown in fig. 5

Applying KVL to collector-emitter loop.

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow I_C = \frac{V_{CC} - V_{CE}}{R_C} = \frac{10 - 0.3}{2.2 \times 10^3} = \underline{\underline{4.409mA}}$$

We have,

$$I_C = h_{FE} I_B$$

$$\Rightarrow I_B = \frac{I_C}{h_{FE}} = \frac{4.409 \times 10^{-3}}{200}$$

$$I_B = 22.04 \mu A$$

Applying KVL to base-emitter loop.

$$V_{CC} - I_B R_B - V_{BE} = 0 \quad (\text{Assume } V_{BE} = 0.7V)$$

$$\Rightarrow R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{10 - 0.7}{22.04 \times 10^{-6}} = \underline{\underline{421.96k\Omega}}$$




Fig 5

- 6) Calculate the maximum & minimum levels of I_C & V_{CE} for the base bias circuit shown in fig 6 when $h_{FE(\min)} = 50$ & $h_{FE(\max)} = 200$.




Fig 6

sol: KVL to base loop.

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{18 - 0.7}{170 \times 10^3} = \underline{\underline{96.8 \mu A}} \quad (\text{Assume } V_{BE} = 0.7V)$$

For $h_{FE(min)}$

$$I_C = h_{FE(min)} I_B$$

$$= 50 \times 36.8 \times 10^{-6}$$

$$I_C = \underline{1.84 \text{ mA}}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$= 18 - 1.84 \times 10^{-3} \times 2.2 \times 10^3$$

$$= \underline{13.95 \text{ V}}$$

For $h_{FE(max)}$

$$I_C = h_{FE(max)} I_B$$


$$= 200 \times 36.8 \times 10^{-6}$$

$$= \underline{7.36 \text{ mA}}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$= 18 - 7.36 \times 10^{-3} \times 2.2 \times 10^3$$

$$= \underline{1.8 \text{ V}}$$



- Conclusion:
- From the above characteristics, the Q-Point changes when β (h_{FE}) changes.
 - Q-Point shifts towards saturation region (from active region) when h_{FE} is increased from 100 to 200
 - Q-Point shifts towards cut-off region (from active region) when h_{FE} is decreased from 100 to 50.

- III Determine the following for the biased-bias configuration of Fig 7.
- cut-off voltage
 - I_{CQ} & I_{CQ}
 - V_{CEQ}
 - V_C & V_C
 - V_{CC}
 - Saturation level
 - Stability factor




Fig 7

6) Neglect capacitor.

APPLYING KVL TO BASE-EMITTER LOOP.

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$\Rightarrow I_B = I_{BQ} = \frac{V_{CC} - V_{BE}}{R_B}$$

$$\Rightarrow I_{BQ} = \frac{12 - 0.7}{240 \times 10^3}$$

$$I_{BQ} = 47.08 \mu\text{A}$$

We have,

$$I_{CQ} = \beta I_{BQ}$$

$$= 50 \times 47.08 \times 10^{-6}$$

$$I_{CQ} = 2.35 \text{ mA} //$$

6) KVL TO COLLECTOR-EMITTER LOOP.

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_C$$

$$V_{CEQ} = V_{CE} = 12 - 2.35 \times 10^{-3} \times 2.2 \times 10^3$$

$$V_{CEQ} = 6.83 \text{ V} //$$

$$V_B = V_{BE} = 0.7 \text{ V}$$

$$V_C = V_{CE} = 6.83 \text{ V} //$$

$$\text{d) } V_{BC} = V_B - V_C = 0.7 - 6.83 = -6.13 \text{ V}$$

c) Saturation level @ Saturation current.

$$I_{C \text{ sat}} = \frac{V_{CC}}{R_C} = \frac{12}{2.2 \times 10^3} = 5.45 \text{ mA} //$$

f) Stability factor

$$S = 1 + \beta = 51 //$$

$$\text{g) } V_{CE} (\text{cut-off}) = V_{CC} = 12 \text{ V}$$

8) Fig 8 shows biasing with base resistor method.

i) Determine I_C & V_{CE} . Neglect small base-emitter voltage. Given $\beta = 50$

ii) If R_B is changed to $50 \text{ k}\Omega$, find the new operating point.




Fig 8

i) Applying KVL to base loop,

$$V_{BQ} - I_B R_B - V_{BE} = 0 \quad \text{--- (1)}$$

$$\Rightarrow I_B = \frac{V_{BQ}}{R_B} = \frac{2}{100 \times 10^3} = 20 \mu\text{A} \quad (\text{Given } V_{BE} = 0)$$

$$\text{Now } I_C = \beta I_B = 50 \times 20 \times 10^{-6} = 1 \text{ mA} //$$

APPLYING KVL TO COLLECTOR LOOP.

$$V_{CC} - I_C R_C - V_{CE} = 0 \quad \text{--- (2)}$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_C = 9 - 1 \times 10^{-3} \times 2 \times 10^3 = \underline{\underline{7V}}$$

(ii) From (1), $I_B = \frac{V_{CC}}{R_B} = \frac{2}{50 \times 10^3} = 40 \mu A$

Now, $I_C = \beta I_B = 50 \times 40 \times 10^{-6} = 2 \text{ mA}$

$$V_{CE} = V_{CC} - I_C R_C = 9 - 2 \times 10^{-3} \times 2 \times 10^3 = 5 \text{ V}$$

∴ New operating point is (5V, 2mA)


9) Design base resistor bias circuit for $V_{CE} = 8V$, $I_C = 2 \text{ mA}$.
Given $V_{CC} = 15V$, $\beta = 100$ (Si transistor), $V_{BE} = 0.6V$. Also
calculate the load resistance.

10) Given $V_{CE} = 8V$, $I_C = 2 \text{ mA}$, $V_{CC} = 15V$, $\beta = 100$, $V_{BE} = 0.6V$


We have $R_C = \frac{V_{CC} - V_{CE}}{I_C} = \frac{15 - 8}{2 \times 10^{-3}} = \underline{\underline{3.5 \text{ k}\Omega}}$ (Load resistance)

$R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{15 - 0.6}{0.02 \times 10^{-3}} = \underline{\underline{720 \text{ k}\Omega}}$ $\left(\begin{array}{l} I_B = \frac{I_C}{\beta} = \frac{2 \times 10^{-3}}{100} \\ = 0.02 \text{ mA} \end{array} \right)$

Fig 9) shows base resistor bias ckt.



11) A base bias circuit in fig 10 is
subjected to an increase in temperature
from 25°C to 75°C . If $\beta = 100$ at 25°C
& 150 at 75°C , determine the Percentage
change in Q-Point values over this
temperature range. Neglect change in V_{BE}
& the effects of leakage current.



sol: At 25°C

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12 - 0.7}{100 \times 10^3} = 0.113 \text{ mA}$$

$$I_C = \beta I_B = 100 \times 0.113 \times 10^{-3} = 11.3 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C = 12 - 11.3 \times 10^{-3} \times 560$$

$$V_{CE} = 5.67 \text{ V}$$

At 75°C

$$I_B = \frac{12 - 0.7}{100 \times 10^3} = 0.113 \text{ mA}$$

$$I_C = \beta I_B = 150 \times 0.113 \times 10^{-3}$$

$$I_C = 17 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$= 12 - 17 \times 10^{-3} \times 560$$

$$= 2.48 \text{ V}$$

%age change in I_C is,

$$\Delta I_C (\%) = \frac{I_C (75^\circ\text{C}) - I_C (25^\circ\text{C})}{I_C (25^\circ\text{C})} \times 100$$

$$= \frac{17 \times 10^{-3} - 11.3 \times 10^{-3}}{11.3 \times 10^{-3}} \times 100$$

$$= 50\% \text{ (Increase)} \quad \left(I_C \text{ changes by the same percentage as } \beta \right)$$

%age change in V_{CE} is,


$$\Delta V_{CE} (\%) = \frac{V_{CE} (75^\circ\text{C}) - V_{CE} (25^\circ\text{C})}{V_{CE} (25^\circ\text{C})} \times 100$$

$$= \frac{2.48 - 5.67}{5.67} \times 100$$

$$= -56.3\% \text{ (Decrease)}$$

Comment: Q-Point is extremely dependent on β . Therefore, base bias circuit is very unstable.

11) Fig (ii) shows the characteristics, determine V_{CC} , R_C & R_B . (Base bias circuit)



Q: From the dc load line (given), $V_{CC} = 20V$

$$I_C = \frac{V_{CC}}{R_C} \quad R_C = \frac{V_{CC}}{I_C}$$

$$R_C = \frac{20}{8 \times 10^{-3}}$$

$$R_C = 2.5K\Omega$$

We have, $I_B = \frac{V_{CC} - V_{BE}}{R_B}$ (Use $R_C = 2.4K\Omega$ standard value)

$$\Rightarrow R_B = \frac{20 - 0.7}{40 \times 10^{-6}} \quad (\text{From the characteristic, } I_B = 40\mu A)$$

$$R_B = 482.5K\Omega \quad (\text{Use } R_B = 470K\Omega \text{ standard value})$$

Q: A base bias circuit has $V_{CC} = 20V$, $R_B = 400K\Omega$, $R_C = 2.2K\Omega$, $V_{CE} = 2V$. calculate β . Determine the new V_{CE} when a new transistor with $\beta = 100$ is used.

sol: Given $V_{CC} = 20V$, $R_B = 400K\Omega$, $R_C = 2.2K\Omega$, $V_{CE} = 2V$, $\beta = ?$

We have, $I_C = \frac{V_{CC} - V_{CE}}{R_C} = \frac{20 - 2}{2.2 \times 10^3} = 8.181 \text{ mA}$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{20 - 0.7}{400 \times 10^3} = 48.25 \mu A$$

$$\text{Now, } \beta (h_{FE}) = \frac{I_C}{I_B} = \frac{8.181 \times 10^{-3}}{48.25 \times 10^{-6}} = 169.55 //$$

Now $V_{CE} = ?$, $\beta = 100$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{20 - 0.7}{400 \times 10^3} = 48.25 \mu A$$

$$I_C = h_{FE} I_B = 100 \times 48.25 \times 10^{-6} = 4.825 \text{ mA}$$


$$V_{CE} = V_{CC} - I_C R_C = 20 - 4.825 \times 10^{-3} \times 2.2 \times 10^3$$

$$V_{CE} = 9.385V$$

13) Analyze the voltage-divider bias circuit shown in fig (13) to determine the emitter voltage, collector voltage, & collector-emitter voltage.

14) Accurately analyze fig (13) to determine I_C , V_E , V_C & V_{CE} when $h_{FE} = 100$

Fig (13)



15) We have $V_B = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{18 \times 12 \times 10^3}{33 \times 10^3 + 12 \times 10^3} = \underline{4.8V}$

$V_E = V_B - V_{BE} = 4.8 - 0.7 = \underline{4.1V}$

$I_E = \frac{V_B - V_{BE}}{R_E} = \frac{4.8 - 0.7}{1 \times 10^3} = 4.1 \text{ mA} // I_C \approx I_E = \underline{4.1 \text{ mA}}$

$V_C = V_{CC} - I_C R_C = 18 - 4.1 \times 10^{-3} \times 1.2 \times 10^3 = \underline{13.1V}$

$V_{CE} = V_C - V_E = 13.1 - 4.1 = \underline{9V}$

16) We have $V_T = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{18 \times 12 \times 10^3}{33 \times 10^3 + 12 \times 10^3} = \underline{4.8V}$

$R_T = R_1 || R_2 = 33 \times 10^3 || 12 \times 10^3 = \underline{8.8 \text{ k}\Omega}$

$I_B = \frac{V_T - V_{BE}}{R_T + R_E (1 + h_{FE})} = \frac{4.8 - 0.7}{8.8 \times 10^3 + 1 \times 10^3 (1 + 100)} = \underline{37.3 \text{ }\mu\text{A}}$

$I_C = h_{FE} I_B = 100 \times 37.3 \times 10^{-6} = 3.73 \text{ mA} //$

$I_E = I_B + I_C = 37.3 \times 10^{-6} + 3.73 \times 10^{-3} = 3.77 \text{ mA} //$

$V_E = I_E R_E = 3.77 \times 10^{-3} \times 1 \times 10^3 = 3.77 \text{ V} //$

$V_C = V_{CC} - I_C R_C = 18 - 3.73 \times 10^{-3} \times 1.2 \times 10^3 = \underline{13.52V}$

$V_{CE} = V_C - V_E = 13.52 - 3.77 = \underline{9.75V}$

Q-Point is $Q(V_{CE}, I_C) = Q(9.75, 3.73 \times 10^{-3})$

14) (a) Accurately analyze the voltage divider bias circuit shown in fig (14) for $h_{FE(min)} = 50$.

(b) Replot part (a) for $h_{FE(max)} = 200$




Fig (14)

4: (a) We have $V_T = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{18 \times 12 \times 10^3}{33 \times 10^3 + 12 \times 10^3} = \underline{4.8V}$

$$R_T = R_1 \parallel R_2 = \frac{R_1 R_2}{R_1 + R_2} = \frac{33 \times 10^3 \times 12 \times 10^3}{33 \times 10^3 + 12 \times 10^3} = \underline{8.8K\Omega}$$

$$I_B = \frac{V_T - V_{BE}}{R_T + R_E (1 + h_{FE})} = \frac{4.8 - 0.7}{8.8 \times 10^3 + 1 \times 10^3 (1 + 50)} = \underline{68.6 \mu A}$$

$$I_C = h_{FE} I_B = 50 \times 68.6 \times 10^{-6} = 3.43 \text{ mA} //$$

$$I_E = I_B + I_C = 68.6 \times 10^{-6} + 3.43 \times 10^{-3} = 3.5 \text{ mA} //$$

$$V_E = I_E R_E = 3.5 \times 10^{-3} \times 1 \times 10^3 = 3.5 \text{ V} //$$

$$V_C = V_{CC} - I_C R_C = 18 - 3.43 \times 10^{-3} \times 1.2 \times 10^3 = \underline{13.9V}$$

$$V_{CE} = V_C - V_E = 13.9 - 3.5 = 10.4 \text{ V} //$$

$$Q\text{-Point } Q(V_{CE}, I_C) = Q(10.4, 3.43 \times 10^{-3}) //$$

(b) We have, $V_T = \underline{4.8V}$, $R_T = \underline{8.8K\Omega}$

$$I_B = \frac{V_T - V_{BE}}{R_T + R_E (1 + h_{FE})} = \frac{4.8 - 0.7}{8.8 \times 10^3 + 1K(1 + 200)} = \underline{19.5 \mu A}$$

$$I_C = h_{FE} I_B = 200 \times 19.5 \times 10^{-6} = 3.9 \text{ mA} //$$


$I_E = I_C + I_B = 19.5 \times 10^{-6} + 3.9 \times 10^{-3} = 3.92 \text{ mA}$

$V_E = I_E R_E = 3.92 \times 10^{-3} \times 1 \times 10^3 = 3.92 \text{ V}$

$V_C = V_{CC} - I_C R_C = 18 - 3.9 \times 10^{-3} \times 1.2 \times 10^3 = 13.3 \text{ V}$

$V_{CE} = V_C - V_E = 13.3 - 3.92 = 9.4 \text{ V}$

Q-Point, $Q(V_{CE}, I_C) = Q(9.4, 3.9 \times 10^{-3})$



CONCLUSION: • From the above characteristics, the circuit (voltage divider bias) is insensitive to the change in β .

(ii) Q-Point is most insensitive to changes in β .
∴ Voltage-divider bias circuit is most stable bias circuit

15) For the fig 15, draw the dc load line & determine the operating point. Assume Si transistor.

Rel: DC load line
Redraw the given circuit

Applying KVL to collector-emitter loop,

$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$

$\Rightarrow V_{CC} - V_{CE} - I_C (R_C + R_E) = 0$
(∵ $I_E \approx I_C$)





Fig 15

① Put $I_c = 0$ in ①

$$V_{CE} = V_{CC} = 15V$$

Mark as Point A (V_{CE}, I_c) = A(15, 0)

② Put $V_{CE} = 0$ in ①

$$I_c = \frac{V_{CC}}{R_c + R_E} = \frac{15}{1 \times 10^3 + 2 \times 10^3} = 5 \text{ mA}$$

Mark as Point B (V_{CE}, I_c) = B(0, 5×10^{-3})

Draw a straight line through A(15, 0) & B(0, 5×10^{-3}) to get dc load line as shown in fig 15②

Operating Point (Q-Point)

V_B across R_2 ,

$$V_B = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{15 \times 5 \times 10^3}{10 \times 10^3 + 5 \times 10^3}$$

$$V_B = 5V$$

Emitter current,

$$I_E = \frac{V_B - V_{BE}}{R_E} = \frac{5 - 0.7}{2 \times 10^3} = 2.15 \text{ mA}$$

Collector current,


$$(I_{CQ}) I_c \approx I_E = 2.15 \text{ mA} //$$

Collector-Emitter Voltage,

$$\begin{aligned} (V_{CEQ}) V_{CE} &= V_{CC} - I_c (R_c + R_E) \\ &= 15 - 2.15 \times 10^{-3} (1 \times 10^3 + 2 \times 10^3) \\ &= 8.55V \end{aligned}$$

$$\therefore \text{Q-Point is } Q(V_{CEQ}, I_{CQ}) = Q(8.55, 2.15 \times 10^{-3})$$

Mark operating Point as Q($8.55, 2.15 \times 10^{-3}$)



- ⑥ A potential divider bias circuit has $R_1 = 50k\Omega$, $R_2 = 10k\Omega$, $R_E = 1k\Omega$. If $V_{CC} = 12V$, find
- Stability factor. ($\beta = 100$)
 - The value of I_c , given $V_{BE} = 0.1V$.
 - Saturation current ($R_c = 1.2k\Omega$)
 - I_c , given $V_{BE} = 0.3V$
 - Comment on the results.

u: Given $R_1 = 50 \times 10^3 \Omega$, $R_2 = 10 \times 10^3 \Omega$, $R_E = 1 \times 10^3 \Omega$, $V_{CC} = 12V$.

a) $V_B = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{12 \times 10 \times 10^3}{50 \times 10^3 + 10 \times 10^3} = 2V$

Collector current, $I_C = \frac{V_B - V_{BE}}{R_E} = \frac{2 - 0.1}{1 \times 10^3} = 1.9mA$

b) $V_B = 2V$

$I_C = \frac{V_B - V_{BE}}{R_E} = \frac{2 - 0.3}{1 \times 10^3} = 1.7mA$

c) V_{BE} varies by 200%. The value of I_C changes by nearly 10%. \therefore In voltage-divider bias circuit, I_C is almost independent of transistor parameter variations.

d) $S = \frac{1 + \beta}{1 + \beta \left(\frac{R_E}{R_E + R_{TH}} \right)} = \frac{1 + 100}{1 + 100 \left(\frac{1 \times 10^3}{1 \times 10^3 + 8.33 \times 10^3} \right)}$

$R_{TH} = \frac{R_1 R_2}{R_1 + R_2} = \frac{50 \times 10 \times 10^6}{(50 + 10) \times 10^3} = 8.33K\Omega$

$S = 9.6$

e) $I_{CQ} = \frac{V_{CC}}{R_{TH} + R_E} = \frac{12}{1.2 \times 10^3 + 1 \times 10^3} = 5.45mA$

7) a) Determine the dc bias voltage V_{CE} & the current I_C for the voltage divider circuit of fig 17

b) Repeat the analysis of fig a) using the approximate technique & compare solutions for I_{CQ} , V_{CEQ} .




Fig 17

$$\textcircled{a} V_T = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{22(3.9 \times 10^3)}{3.9 \times 10^3 + 3.9 \times 10^3} = \underline{2V}$$

$$R_T = \frac{R_1 R_2}{R_1 + R_2} = \frac{3.9 \times 10^3 \times 3.9 \times 10^3}{3.9 \times 10^3 + 3.9 \times 10^3} = \underline{3.55 k\Omega}$$

$$I_B = \frac{V_T - V_{BE}}{R_T + R_E(1 + h_{FE})} = \frac{2 - 0.7}{3.55 \times 10^3 + 1.5 \times 10^3(141)} = \underline{6.05 \mu A}$$

$$I_C = h_{FE} I_B = 140 \times 6.05 \times 10^{-6} = 0.85 \text{ mA} \quad (I_E = I_B + I_C = 0.85 \text{ mA} = I_C)$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E) = 22 - 0.85 \times 10^{-3}(10 \times 10^3 + 1.5 \times 10^3)$$

$$V_{CE} = \underline{12.22V}$$

$$\textcircled{b} V_B = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{22 \times 3.9 \times 10^3}{3.9 \times 10^3 + 3.9 \times 10^3} = \underline{2V}$$

$$V_E = V_B - V_{BE} = 2 - 0.7 = \underline{1.3V}$$

$$(I_{CQ}) I_C \approx I_E = \frac{V_B - V_{BE}}{R_E} = \frac{1.3}{1.5 \times 10^3} = 0.867 \text{ mA}$$

$$(V_{CEQ}) V_{CE} = V_{CC} - I_C(R_C + R_E) = 22 - 0.867 \times 10^{-3}(10 \text{ k} + 1.5 \text{ k})$$

$$(V_{CEQ}) V_{CE} = \underline{12.03V}$$

Comparison:

Analysis	$I_{CQ}(I_C)$	$V_{CEQ}(V_{CE})$
Exact	0.85 mA	12.22 V
Approximate	0.867 mA	12.03 V

The values of I_{CQ} & V_{CEQ} are very close. (The larger the level of R_1 compared to R_2 , the closer the approximate to the exact solution).

8) Design a base bias circuit to have $V_{CE} = 5V$ & $I_C = 5 \text{ mA}$. The supply voltage is 15V, $h_{FE} = 100$

$$R_c = \frac{V_{CC} - V_{CE}}{I_C} = \frac{15 - 5}{5 \times 10^{-3}} = 2 \text{ k}\Omega //$$

(Use $1.8 \text{ k}\Omega$ @ $2.2 \text{ k}\Omega$ Standard Value)

$$I_B = \frac{I_E}{h_{FE}} = \frac{5 \times 10^{-3}}{100} = 50 \mu\text{A}$$

$$R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{15 - 0.7}{50 \times 10^{-6}} = 286 \text{ k}\Omega //$$

(Use $270 \text{ k}\Omega$ @ $330 \text{ k}\Omega$ Standard Value)

The base bias circuit is shown in fig (18)




Fig (18)

Q) Given $I_{CQ} = 2 \text{ mA}$ & $V_{CEQ} = 10 \text{ V}$, determine R_1 & R_2 of potential divider circuit shown in fig (19)

$$\text{Sol: } V_E = I_E R_E = 2 \times 10^{-3} \times 1.2 \times 10^3 = 2.4 \text{ V}$$

($\because I_C \approx I_E$)

$$V_B = V_{BE} + V_E = 0.7 + 2.4 = 3.1 \text{ V}$$

$$V_B = \frac{V_{CC} R_2}{R_1 + R_2}$$

$$\Rightarrow 3.1 = \frac{18 \times 18 \times 10^3}{R_1 + 18 \times 10^3}$$

$$\Rightarrow \boxed{R_1 = 86.52 \text{ k}\Omega} \text{ (Use } 82 \text{ k}\Omega \text{ @ } 91 \text{ k}\Omega \text{ Standard Value)}$$




Fig (19)

$$V_C = V_{CE} + V_E = 10 + 2.4 = 12.4 \text{ V}$$

$$R_C = \frac{V_{CC} - V_{CE} - V_E}{I_C} \text{ @ } \frac{V_{CC} - V_C}{I_C}$$

$$= \frac{18 - 10 - 1.2 \times 10^3}{2 \times 10^{-3}}$$

$$\boxed{R_C = 2.8 \text{ k}\Omega} //$$

Q) Design the voltage divider bias circuit to have $V_{CE} = V_E = 5 \text{ V}$ & $I_C = 5 \text{ mA}$ when the supply voltage is 15 V . Assume $h_{FE} = 100$.

Given $V_{CE} = 5V$, $V_E = 5V$, $I_C = 5mA$, $h_{FE} = 100$, $V_{CC} = 15V$

Assume $V_{BE} = 0.7V$.

STEP 1: Let $I_2 = \frac{I_C}{10} = \frac{5 \times 10^{-3}}{10} = 500 \mu A$

STEP 2: $R_E = \frac{V_E}{I_C} = \frac{5}{5 \times 10^{-3}} = 1k\Omega$

STEP 3: $R_2 = \frac{V_B}{I_2} = \frac{V_{BE} + V_E}{I_2} = \frac{0.7 + 5}{500 \times 10^{-6}} = 11.4k\Omega$
(Use $12k\Omega$ Standard Value)

STEP 4: $R_1 = \frac{V_{CC} - V_B}{I_2} = \frac{15 - (V_{BE} + V_E)}{500 \times 10^{-6}} = \frac{15 - 0.7 - 5}{500 \times 10^{-6}} = 18.6k\Omega$
(Use $18k\Omega$ Standard Value)

STEP 5: $R_C = \frac{V_{CC} - V_{CE} - V_E}{I_C} = \frac{15 - 5 - 5}{5 \times 10^{-3}} = 1k\Omega$




Fig 20

The voltage divider bias circuit is shown in fig 20

2) Design the voltage-divider bias circuit to operate from a 12V supply. Given $V_{CE} = 3V$, $V_E = 5V$ & $I_C = 1mA$.

Given $V_{CC} = 12V$, $V_{CE} = 3V$, $V_E = 5V$, $I_C = 1mA$.
Assume $V_{BE} = 0.7V$.

STEP 1: $I_2 = \frac{I_C}{10} = \frac{1 \times 10^{-3}}{10} = 100 \mu A$

STEP 2: $R_E = \frac{V_E}{I_C} = \frac{5}{1 \times 10^{-3}} = 5k\Omega$ (Use $4.7k\Omega$ Standard Value)

STEP 3: $R_2 = \frac{V_B}{I_2} = \frac{V_{BE} + V_E}{I_2} = \frac{0.7 + 5}{100 \times 10^{-6}} = 57k\Omega$ (or) $\frac{0.7 + 4.7}{100 \times 10^{-6}} = 54k\Omega$ (Use $56k\Omega$ Standard Value)




Fig 21

STEP 4: $R_1 = \frac{V_{CC} - V_B}{I_2} = \frac{V_{CC} - V_{BE} - V_E}{I_2} = \frac{12 - 0.7 - 5}{100 \times 10^{-6}} = 96.4k\Omega$

$R_1 = 63\text{K}\Omega \text{ @ } \underline{68.46\text{K}\Omega}$

Step 5: $R_C = \frac{V_{CC} - V_{CE} - V_E}{I_C}$

$= \frac{12 - 3 - 5}{1 \times 10^{-3}} \text{ @ } \frac{12 - 3 - 4.7}{1 \times 10^{-3}}$

$R_C = 4\text{K}\Omega \text{ @ } \underline{4.3\text{K}\Omega}$

(Use $3.9\text{K}\Omega$ standard value)

$I_B R_E = 4.7\text{V}$
 $\Rightarrow V_E = R_E I_C$
 $= 4.7 \times 1.2 \times 10^{-3}$
 $V_E = 4.7\text{V}$

$\Rightarrow I_2 = \frac{V_B}{R_2}$
 $= \frac{5.4}{56 \times 10^{-3}}$

$I_2 = 96.4\mu\text{A}$

The voltage-divider circuit is shown in fig (21)

2) Determine V_{CE} for the voltage-divider bias configuration of fig (22)





Fig (21)

The given voltage-divider bias circuit is shown in fig 22

$V_B = \frac{-V_{CC} R_2}{R_1 + R_2}$
 $= \frac{-18 \times 10\text{K}}{47\text{K} + 10\text{K}}$
 $= \underline{-3.16\text{V}}$

$[-V_{CC} - I_1 R_1 - I_2 R_2 = 0]$
 $\text{@ } I_2 = -\frac{V_{CC}}{R_1 + R_2} \left(\frac{I_1}{I_2} \right)$
 $V_B = \left(\frac{-V_{CC}}{R_1 + R_2} \right) R_2$



$V_E = V_B - V_{BE} \quad [\because V_B = V_{BE} + V_E]$
 $= -3.16 - (-0.7)$
 $= \underline{-2.46\text{V}}$

($V_{BE} = -0.7\text{V}$ for PNP transistor with a base circuit)

$$I_E = \frac{V_E}{R_E} = \frac{-2.46}{1.1 \times 10^3} = -2.24 \text{ mA}$$

$$I_C \approx I_E = -2.24 \text{ mA}$$

$$V_{CE} = -V_{CC} - I_C(R_C + R_E) \quad [-V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0]$$

$$= -18 - (-2.24 \times 10^{-3})(2.4 \text{ k} + 1.1 \text{ k})$$

$$= -10.16 \text{ V}$$

(Q7) The given voltage-divider bias

$$I_2 = \frac{V_{CC}}{R_1 + R_2} = \frac{18}{47 \text{ k} + 10 \text{ k}} = 0.316 \text{ mA}$$

$$\left(\begin{array}{l} -V_{CC} + I_1 R_1 + I_2 R_2 = 0 \\ I_1 \approx I_2 \end{array} \right)$$

$$V_B = I_2 R_2 = 3.16 \text{ V}$$

$$V_E = V_B - V_{BE} = 3.16 - 0.7 = 2.46 \text{ V}$$


$$I_E = \frac{V_E}{R_E} = \frac{2.46}{1.1 \times 10^3} = 2.24 \text{ mA}$$

$$I_C \approx I_E = 2.24 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$

$$= 18 - 2.24 \times 10^{-3}(2.4 \text{ k} + 1.1 \text{ k})$$

$$= 10.16 \text{ V}$$



Syllabus: Ideal OPAMP, Inverting and Non-inverting OP-AMP circuits, OP-AMP applications: Voltage follower, addition, subtraction, integration, differentiation, Numerical examples as applicable.

* Operational amplifier or OP-amp:

An OP-amp is a very high gain differential amplifier with high input impedance and low output impedance.

① An OP-amp is a direct-coupled high-gain amplifier usually consisting of one or more differential amplifiers and usually followed by a level translator and an output stage.

Note:

- ① An OP-amp is a linear integrated circuit (IC)
- ② The OP-amp is a versatile device (used to amplify both AC and DC input signals)
- ③ OP-amp is used to perform mathematical operations such as addition, subtraction, differentiation and integration.
- ④ Robert J. Widlar invented $\mu A 741$ IC (An internally compensated OP-amp) in 1968.
 $\mu A \rightarrow$ Fairchild (Manufacturer)
- ⑤ Advantages of OP-AMP over transistor amplifier
 - Less power consumption
 - Low cost
 - More compact
 - More reliable
 - Easy design
 - Versatile device
 - Higher gain can be obtained etc
- ⑥ Applications of OP-amp.

- AC and dc signal amplification
- Active filter.
- Oscillators
- Comparators
- Regulators
- Biomedical instrumentation. etc

⑧ Pin diagram of OP-AMP (µA 741 IC)




Fig ①: Pin diagram of OP-AMP

⑨ Circuit Symbol of OP-AMP ⑩ Schematic Symbol




Fig ②: Circuit Symbol of OP-AMP

⑪ Single-Ended Input: Input signal is connected to one input with the other input connected to ground.




Fig ③

10 Double-Ended (Differential) Input :

Input signals are applied to each input





Fig 4

(AC equivalent circuit)

10 Equivalent circuit - Circuit model of OP-AMP :

Fig 5 shows the simplified circuit model of practical OPAMP.



→ $AV_d [A(V_2 - V_1)]$ is the Thevenin equivalent voltage source, & R_o is the Thevenin equivalent resistance

→ A is the gain @ Large signal voltage gain

→ R_i is the input resistance

→ $V_d (V_2 - V_1)$ is the difference input voltage.

Fig 5 : circuit model of Practical OP-AMP

Fig 6 shows the Equivalent circuit of ideal OP-AMP.

→ An ideal OP-AMP has $A = \infty, R_i = \infty, R_o = 0$




Fig 6 : circuit model of ideal OP-AMP

11) Package types

There are three basic types of Linear IC Packages:
 (a) The flat pack (b) The metal can (c) transistor pack
 (d) The dual-in-line Package (DIP)

12) Features of 741

- No external frequency compensation required
- Short-circuit protection.
- Offset null capability
- Large common-mode and differential voltage range.
- Low power consumption.
- No Latch-up Problem.

13) Differential amplifier:

It amplifies the difference of the two inputs $V_d (V_2 - V_1)$




Fig 7: Differential amplifier

Output is,

$$V_o \propto (V_1 - V_2)$$

$$\Rightarrow V_o = A(V_1 - V_2) \quad (1)$$

$$V_o = AV_d$$

Where,

- $A \rightarrow$ Large signal voltage gain
- $V_1 \rightarrow$ Voltage applied to the non-inverting input
- $V_2 \rightarrow$ Voltage applied to inverting input
- $V_d \rightarrow$ Difference voltage

14) OP-AMP which use BJT are called bipolar type op-amp

• OP-AMP having FET input circuit with the remainder of the circuit using BJT are called FET type OP-AMP

* Block diagram of OP-amp (i) Internal Block diagram

(ii) Architecture of op-amp:

The block diagram of an OP-AMP is shown in fig (i)




Fig (i): Block diagram of a typical OP-AMP

There are four stages:

- ① Input stage (i) Differential amplifier stage
 - It can amplify difference between the two input signals.
 - Input resistance is very high, draws zero current from the input sources.
- ② Intermediate stage (stage) (ii) High gain amplifier stage
 - It uses direct coupling.
 - It provides very high gain.
- ③ Level translator stage (iii) Level shifter stage (Buffer)
 - It shifts the dc level of the output voltage of the intermediate stage to zero.
- ④ Output stage (iv) Power amplifier stage (v) driver stage
 - It has very small output resistance.
 - output voltage is the same irrespective of the value of the load resistance connected to the output terminal.

Note: (i) Configurations (ii) Voltage gain of OP-AMP:

① Open-loop Configuration @ Open-loop Voltage gain (A_{OL})




Fig ①: Open loop Configuration

- A_{OL} is the open-loop voltage gain of op-amp (Typically $A_{OL} = 2 \times 10^5$)
- A_{OL} is the maximum possible voltage gain.
- There is no feedback from the output to input

- If input is in micro volt, output will be in volt.
- Output voltage cannot cross the value of power supply (i.e. saturation value) V_{CC} (or V_{EE})
- So, if input is in milli volt, output reaches saturation value $V_{sat} = V_{CC}$ (or V_{EE}). This property of op-amp is called saturation property.

② Closed-loop Configuration @ Closed-loop Voltage gain (A_{CL})

- Open-loop voltage gain of op-amp is very high. Such high gain is not required in most applications.

- In order to reduce gain, negative feedback is used (a part of the output signal is fed back in phase opposition to the input)

- Many other op-amp characteristics are improved with this.




Fig ②: Negative feedback op-amp circuit (closed loop configuration)

③ Total output of a differential amplifier (practically) @ (op-amp)

The output of OP-AMP (DA) is. (DA → Differential Amplifier)

$$V_o = A_d V_d \quad \text{--- (1)}$$

Where, A_d → Differential gain (Gain with which the DA amplifies the difference between two input signals)

V_d → Difference between two inputs ($V_1 - V_2$)

$$A_d = \frac{V_o}{V_d}$$

If $V_1 = V_2$, then ideally output is zero ($V_o = 0$)

But in practical OP-AMP, output is,

$$V_o = A_{cm} V_{cm} \quad \text{--- (2)}$$

$$A_{cm} = \frac{V_o}{V_{cm}}$$

Where A_{cm} → common mode gain (Gain with which DA amplifies the common mode signal)

V_{cm} → common mode signal ($\frac{V_1 + V_2}{2}$)

∴ Total output is,

$$V_o = A_d V_d + A_{cm} V_{cm}$$

$$V_o = A_d V_d \left(1 + \frac{1}{\text{CMRR}} \frac{V_{cm}}{V_d} \right) \quad \left[\because \text{CMRR} = \frac{A_d}{A_{cm}} \right]$$

$$\text{(iii)} \quad A_d (\text{dB}) = 20 \log_{10}(A_d)$$

OP-AMP parameters & characteristics Large signal voltage gain (A)

① Differential gain & Differential mode gain (A_d)

It is the factor by which the difference between the two input signals is amplified by the OP-AMP.

② It is the ratio of the output voltage to the difference voltage. It is denoted by A_d .

$$\text{i.e. } A_d = \frac{V_o}{V_d} = \frac{V_o}{V_1 - V_2}$$

Ideally: $A_d = \infty$
Practically: $A_d = A = 2 \times 10^5$
(HA741)

② Common mode gain (A_{cm})

It is the factor by which the common mode input voltage is amplified by the OP-AMP.

It is the ratio of the output voltage to the common mode signal. It is denoted by A_{cm} .

$$\text{i.e. } A_{cm} = \frac{V_o}{V_{cm}} = \frac{V_o}{(V_1 + V_2)/2}$$

Ideally: $A_{cm} = 0$
Practically: $A_{cm} = 6-7$
(HA741)

③ Common mode rejection ratio (CMRR)

It is the factor which explains the ability of an OP-AMP to reject the common mode signal.

It is the ratio of differential gain to common mode gain. It is denoted by 'CMRR'.

$$\text{i.e. } CMRR = \frac{A_d}{A_{cm}} \quad \text{or} \quad CMRR(\text{dB}) = 20 \log_{10} \left(\frac{A_d}{A_{cm}} \right) (\text{dB})$$

Ideally: $CMRR = \infty$
Practically: $CMRR = 90 \text{ dB}$
(HA741)

(A_d is more or less infinite voltage gain A)

A) Differential input resistance ① Input resistance ②

Input impedance (R_i)

It is the equivalent resistance measured at either the inverting ① non-inverting input terminal with the other terminal connected to ground. It is denoted by R_i .

Ideally: $R_i = \infty$
Practically: $R_i = 2 \text{ M}\Omega$ (For HA741)

③ Output resistance ④ Output impedance (R_o)

It is the equivalent resistance measured between the output terminal of the OP-amp and the ground. It is denoted by R_o .

Ideally: $R_o = 0$ Practically: $R_o = 75 \Omega$ (741C)

⑥ Bandwidth (BW)

It is the range of frequency over which the gain of OP-amp is almost constant.

It is the range of frequency over which the performance of the OP-amp is satisfactory. It is denoted by BW.

Ideally: $BW = \infty$ Practically: $BW = 1 \text{ MHz}$ (741C)
--

741C is
range of 741C

⑦ Input offset voltage (V_{io})

It is the voltage that must be applied between the two input terminals of an OP-amp to make output voltage zero (to null the output). It is denoted by V_{io} .

Ideally: $V_{io} = 0$ Practically: $V_{io} = 6 \text{ mV}$ (741C)
--

$$V_{io} = \frac{V_c - V_2}{A_{ol}}$$

$$V_o = 0$$

⑧ Output offset voltage (V_{oo})

It is the output voltage when both input voltages are zero. It is denoted by V_{oo} .

Ideally: $V_{oo} = 0$ Practically: $V_{oo} = 1 \text{ mV}$ (741C)
--

⑨ Input offset current (I_{io})

It is the difference between the currents in the input terminals. It is denoted by I_{io} .

$$i.e. I_{io} = |I_1 - I_2|$$

Where, $I_1 \rightarrow$ current into the non-inverting input
 $I_2 \rightarrow$ current into the inverting input.

Ideally: $I_{io} = 0$
Practically: $I_{io} = 20nA$ (For $\mu A 741$)

20nA max

⑩ Input bias current (I_{ib})

It is the average of the currents in the input terminals. It is denoted by I_{ib} .

$$i.e. I_{ib} = \frac{I_1 + I_2}{2}$$

Where, $I_1, I_2 \rightarrow$ current into non-inverting & inverting input respectively.

Ideally: $I_{ib} = 0$
Practically: $I_{ib} = 80nA$ (For $\mu A 741$)

80nA max

⑪ Slew rate (SR)

It is the maximum rate of change of output voltage with respect to time. It is denoted by SR.

$$i.e. SR = \left. \frac{dV_o}{dt} \right|_{max} \quad (V/\mu s)$$

Ideally: $SR = \infty$
Practically: $SR = 0.5V/\mu s$

⑫ Supply Voltage Rejection Ratio (SVRR) @ Power Supply Sensitivity & Power Supply Rejection Ratio (PSRR)

It is the change in input offset voltage (V_{io}), caused by variations in supply voltage. It is denoted

by SVRR @ PSRR.

$$i.e. \text{ SVRR} = \frac{\Delta V_{io}}{\Delta V} \quad (\mu\text{V/V})$$

Ideally: $\text{SVRR} = 0$

Practically: $\text{SVRR} = 150 \mu\text{V/V}$ (741C)

Note:

① Input Capacitance (C_i):

It is the equivalent capacitance measured at either the inverting @ noninverting terminal with the other terminal connected to ground. It is denoted by C_i .

Practically: $C_i = 1.4 \text{ pF}$ for 741C

② Gain-Bandwidth product (GB)

It is the bandwidth of the OP-amp when the voltage gain is 1

Practically: $\text{GB} = 1 \text{ MHz}$ for 741C

③ Maximum signal frequency in terms of Slew rate (for an undistorted output)

Let the output voltage (sinusoidal signal) be.

$$V_o = V_m \sin(\omega t) \quad \text{--- ①}$$

Diff w.r.t 't' on both

$$\frac{dV_o}{dt} = V_m \cos(\omega t) \cdot \omega$$

$$\Rightarrow \left. \frac{dV_o}{dt} \right|_{\text{max}} = \omega V_m \quad \text{--- ②} \quad (\because \cos(\omega t)|_{\text{max}} = 1)$$

To prevent distortion at the output, the rate of change of output w.r.t must be less than the SR.

$$\text{i.e. } \left. \frac{dV_o}{dt} \right|_{\max} \leq SR \quad \text{--- (3)}$$

Using (2) in (3), we get,

$$\omega V_M \leq SR$$

$$\Rightarrow \omega \leq \frac{SR}{V_M} \Rightarrow \omega_{\max} = \frac{SR}{V_M} \quad (\text{rad/s})$$

$$\Rightarrow f \leq \frac{SR}{2\pi V_M} \quad (\because \omega = 2\pi f) \quad f_{\max} = \frac{SR}{2\pi V_M} \quad (\text{Hz})$$

4) OP-amp characteristics:

Sl. No.	Parameter	Symbol	Ideal Value	Typical Value for 741
1	Differential gain @ Large signal Voltage gain @ open-loop Voltage gain.	$A_d @ A$	∞	2×10^5
2	Common mode gain	A_{cm}	0	6
3	Common mode rejection ratio	CMRR	∞	90dB
4	Input resistance	R_i	∞	2M Ω
5	output resistance	R_o	0	75 Ω
6	Bandwidth	BW	∞	1MHz
7	Input offset voltage	V_{io}	0	6mV
8	output offset voltage	V_{oo}	0	1mV
9	Input offset current	I_{io}	0	20nA
10	Input bias current	I_{ib}	0	80nA
11	SLCW rate	SR	∞	0.5V/ μ s
12	SUPPLY Voltage rejection ratio	SVRR	0	150 μ V/V

5) Virtual ground @ Virtual short :

The OP-amp inverting amplifier is shown in fig (ii)

The output voltage is,

$$V_o = A(V_2 - V_1) \text{ --- (1)}$$

Where, A → Large signal voltage gain

For an output voltage of 12V, the input voltage would be,

$$V_2 - V_1 = \frac{V_o}{A} \text{ (: From 1)}$$

$$\Rightarrow V_2 - V_1 = \frac{12}{2 \times 10^5} \text{ (: Practically, } A = 2 \times 10^5 \text{ for MA741)}$$

$$\Rightarrow V_2 - V_1 = 0.06 \text{ mV}$$


Differential input voltage is very small. ($V_d = V_2 - V_1$)

Ideally, $V_2 - V_1 = 0$


$$\Rightarrow \boxed{V_1 = V_2} \text{ --- (2)}$$

From (2), we can conclude,

- Voltage at inverting terminal = Voltage at non-inverting terminal
- There exists a virtual short-circuit @ virtual ground
- No current flows through the short circuit
- Current through $R_i =$ Current through R_f .



Fig(11): Basic op-amp circuit



Fig(12): virtual ground

⑥ The virtual short is indicated by a thick line between input terminals.

⑦ For an op-amp, output voltage cannot cross V_{cc} (V_{EE}) (≈ 12 to 15 V) (: From Saturation Property)

⑧ No current flows into OP-amp input terminals (∵ Input impedance is very high)


* OP-AMP APPLICATIONS

- ① Voltage follower
- ② Inverting amplifier
- ③ Non-inverting amplifier
- ④ Summer (Adder)
- ⑤ Subtractor (difference amplifier)
- ⑥ Differentiator
- ⑦ Integrator

⑧ Isolation amplifier ⑨ source follower

* ① Voltage follower ② unity gain amplifier ③ buffer
Definition: An OP-amp circuit in which the output voltage follows the input voltage is called voltage follower (output voltage is equal to input voltage)

Circuit diagram:



Analysis:

From virtual ground concept,

$V_1 = V_2 = V_i$ — ①



Since output is connected to input,

$V_o = V_i$ — ②

From ① & ②,

$V_o = V_i$ — ③

Wave form: DC




Conclusion:


• From con ③, the output voltage follows the input voltage

Definition: An op-amp circuit in which the output voltage is in phase with the input voltage is called Non-inverting amplifier.

Circuit diagram:



Waveform:



Analysis:

Applying KCL at node ①.

$$i_b = i_1 \quad (\because \text{No current flows into op-amp input terminals})$$

$$\Rightarrow \frac{V_o - V_1}{R_f} = \frac{V_1 - 0}{R_i} \quad (\text{From virtual ground concept, } V_1 = V_2 = V_i)$$

$$\Rightarrow \frac{V_o - V_i}{R_f} = \frac{V_i}{R_i}$$

$$\Rightarrow \frac{V_o - V_i}{V_i} = \frac{R_f}{R_i}$$

$$\Rightarrow \frac{V_o}{V_i} - 1 = \frac{R_f}{R_i}$$

$$\Rightarrow \boxed{\frac{V_o}{V_i} = 1 + \frac{R_f}{R_i} = A_v} \text{---(6)} \quad \boxed{V_o = \left(1 + \frac{R_f}{R_i}\right) V_i} \text{---(7)}$$

Where, $A_v \rightarrow$ closed loop voltage gain.

Conclusion: From (6) & (7), • The output voltage is in-phase with the input voltage. • A_v depends on R_f & R_i .

* (h) Summer (adder) or Summing amplifier:


Definition: An op-amp circuit, in which the output voltage is the sum of the input signal voltages is called Summer.

There are ~~two~~ types:


① Inverting summing amplifier:

Definition: An op-amp circuit, in which the output voltage is the inverted sum of the input voltages is called inverting summing amplifier.

Circuit diagram



Waveforms



Analysis:

Applying KCL at node ①.

$$i_1 + i_2 + i_3 = i_f \quad (\because \text{No current flows into op-amp input terminals})$$

$$\Rightarrow \frac{V_1 - V_1'}{R_1} + \frac{V_2 - V_1'}{R_2} + \frac{V_3 - V_1'}{R_3} = \frac{V_1' - V_o}{R_f}$$

$$\Rightarrow \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} = -\frac{V_o}{R_f} \quad (\text{From virtual ground concept, } V_1' = V_2 = 0)$$

$$\Rightarrow V_o = - \left(\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right) \quad \text{--- (8)}$$

Conclusion:

From (8), the output voltage is proportional to the inverted sum of the input voltages.


Note:

- ① From (4), • If $R_f = R_1$, $V_o = -V_i$ ① $\frac{V_o}{V_i} = -1 = A_v$
amplifier is unity gain inverting amplifier.
- ② From (7), • Irrespective of the value of R_1 & R_f , $V_o \geq V_i$
• If $R_f = 0$ ① $R_1 = \infty$, then $V_o = V_i$, amplifier is unity gain non-inverting amplifier.
- ③ From (8), • If $R_1 = R_2 = R_3 = R_f$, then, $V_o = -(V_1 + V_2 + V_3)$
output voltage is the negative of the sum of the input voltages [Gain of the summer is unity (1)]
• If $R_1 = R_2 = R_3 = 3R_f$, then, $V_o = -\left(\frac{V_1 + V_2 + V_3}{3}\right)$
① $R_1 = R_2 = 2R_f$ & $V_3 = 0$. then $V_o = -\left(\frac{V_1 + V_2}{2}\right)$
then circuit is averager ① averaging circuit

⑤ Non-inverting Summer:

Definition: An OP-amp circuit, in which the output voltage is the sum of the input voltages is called Non-inverting Summer.

Circuit diagram:



Analysis:

APPLYING KCL at node ②

$I_1 + I_2 = 0$ (No current flows into input)


$\Rightarrow \frac{V_1 - V_2'}{R_1} + \frac{V_2 - V_2'}{R_2} = 0$

$\Rightarrow \frac{V_1}{R_1} + \frac{V_2}{R_2} = V_2' \left(\frac{1}{R_1} + \frac{1}{R_2} \right)$

$\Rightarrow \frac{R_2 V_1 + R_1 V_2}{R_1 R_2} = V_2' \left(\frac{R_2 + R_1}{R_1 R_2} \right)$

$\Rightarrow V_2' = \frac{R_2 V_1 + R_1 V_2}{R_1 + R_2}$ — (9)

Wave forms



APPLYING KCL at node ①.

$I_b = I$

$\Rightarrow \frac{V_0 - V_1'}{R_b} = \frac{V_1' - 0}{R}$

$\Rightarrow \frac{V_0}{R_b} = V_1' \left(\frac{1}{R} + \frac{1}{R_b} \right)$

$\Rightarrow \frac{V_0}{R_b} = V_1' \left(\frac{R_b + R}{R R_b} \right)$

$V_0 = V_1' \left(\frac{R + R_b}{R} \right)$ — (10)
 (From Virtual Ground, $V_1' = V_2' = \frac{R_2 V_1 + R_1 V_2}{R_1 + R_2}$)

$\Rightarrow V_0 = \left(\frac{R_2 V_1 + R_1 V_2}{R_1 + R_2} \right) \left(\frac{R + R_b}{R} \right)$

$\Rightarrow V_0 = \frac{R_2 (R + R_b)}{R (R_1 + R_2)} V_1 + \frac{R_1 (R + R_b)}{R (R_1 + R_2)} V_2$

$\Rightarrow V_0 = \frac{(1 + R_b/R)}{(1 + R_1/R_2)} V_1 + \frac{(1 + R_b/R)}{(1 + R_2/R_1)} V_2$ — (11)

Conclusion:

From (11), the output voltage is proportional to the sum of the input voltages.

Note: (1) From (11). If $R = R_f = R_1 = R_2$, $V_o = V_1 + V_2$


Output voltage is equal to the non-inverted sum of the input voltages

(2) From (11), if V_1, V_2, V_3 are negative, $V_o = \frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3$

* (b) Subtractor @ Difference amplifier

Definition: An op-amp circuit, in which the output voltage is the difference (subtraction) of two input voltages is called Subtractor.

Circuit diagram:



Applying KCL at node (1).

$$i_1 + i_2 = i_b$$

$$\Rightarrow \frac{V_1 - V_1'}{R_1} + \frac{-V_2 - V_1'}{R_2} = \frac{V_1' - V_o}{R_f}$$


$$\Rightarrow \frac{V_1}{R_1} - \frac{V_2}{R_2} = -\frac{V_o}{R_f} \quad (\because V_1' = V_2' = 0)$$

$$\Rightarrow \boxed{V_o = \frac{R_f}{R_2} V_2 - \frac{R_f}{R_1} V_1} \quad \text{--- (12)}$$

If $R_1 = R_2 = R_f$, then


$$\boxed{V_o = V_2 - V_1} \quad \text{--- (13)}$$

(14)



Let us use superposition theorem.

Case (i): Let $V_2 = 0$



The resulting circuit is inverting amplifier.

$$\therefore V_{o1} = -\frac{R_f}{R} V_1 \quad \text{--- (14)}$$

Case (ii): Let $V_1 = 0$

The resulting circuit is shown in fig (8)




Fig (8):

The circuit is non-inverting amplifier.

$$\therefore V_{02} = \left(1 + \frac{R_f}{R}\right) V_2' \quad (15)$$


From potential divider rule

$$V_2' = \frac{V_2 R_f}{R + R_f} \quad (16)$$

Using (16) in (15). We get

$$\begin{aligned} V_{02} &= \left(1 + \frac{R_f}{R}\right) V_2 \left(\frac{R_f}{R + R_f}\right) \\ &= \left(\frac{R + R_f}{R}\right) V_2 \left(\frac{R_f}{R + R_f}\right) \end{aligned}$$

$$V_{02} = \frac{R_f}{R} V_2 \quad (17)$$




From Superposition theorem, the output voltage is

$$\begin{aligned} V_0 &= V_{01} + V_{02} \\ &= -\frac{R_f}{R} V_1 + \frac{R_f}{R} V_2 \end{aligned}$$

$$V_0 = \frac{R_f}{R} (V_2 - V_1) \quad (18)$$

If $R = R_f$, then

$$V_0 = V_2 - V_1 \quad (19)$$




Conclusion: From (13) & (19), the output voltage is the difference of the two input voltages.

* ② Differentiator:

Definition: An op-amp circuit, in which the output voltage is the differentiation (derivative) of the input voltage is called differentiator.

Circuit diagram



Analysis:

APPLYING KCL at node ①.

$$i_C = i_R$$

$$C \frac{d(V_1 - V_2)}{dt} = \frac{V_1 - V_0}{R}$$

$$\Rightarrow C \frac{dV_1}{dt} = -\frac{V_0}{R} \quad \left(\begin{array}{l} \because \text{From virtual} \\ \text{ground concept} \\ V_1 = V_2 = 0 \end{array} \right)$$


$$\Rightarrow \boxed{V_0 = -RC \frac{dV_1}{dt}} \quad \text{---(20)}$$

Conclusion: From (20), the output voltage is proportional to the time derivative of the input voltage.

* ③ Integrator:

Definition: An op-amp circuit, in which the output voltage is the integration of the input voltage is called integrator.

Circuit diagram:



Analysis:

APPLYING KCL at node ①.

$$i_R = i_C$$

$$\frac{V_1 - V_2}{R} = C \frac{d(V_1 - V_0)}{dt}$$

$$\Rightarrow \frac{V_1}{R} = -C \frac{dV_0}{dt} \quad \left(\begin{array}{l} \text{From virtual ground} \\ \text{concept, } V_1 = V_2 = 0 \end{array} \right)$$

$$\Rightarrow dV_0 = -\frac{1}{RC} V_1 dt$$

Integrating on both sides.

$$V_o = -\frac{1}{Rc} \int_0^t V_i dt + V_o(0) \quad \text{--- (21)}$$


Where, $V_o(0) \rightarrow$ Initial Voltage on capacitor at $t=0$
(Constant of integration)


If $V_o(0) = 0$, then

$$V_o = -\frac{1}{Rc} \int_0^t V_i dt \quad \text{--- (22)}$$

Conclusion: From (21) & (22), the output voltage is Proportional to the integral of the input voltage.



Note: Waveforms





II Ideal Voltage transfer characteristic of an op-amp

The output voltage,
 $V_o = A V_d$



from characteristic

- As V_d increases, V_o increases linearly until it attains the saturation voltage & thereafter it remains constant.

Fig **: Ideal Voltage transfer characteristic of an op-amp

III Need for an op-amp

Let two signals V_1 & V_2 to be summed as shown in **Fig *****

Applying KCL at node A




Fig ***

$$i_1 + i_2 = i_o + i_L$$

$$\Rightarrow \frac{V_1 - V_o}{R_1} + \frac{V_2 - V_o}{R_2} = \frac{V_o}{R_o} + \frac{V_o}{R_L}$$

$$\Rightarrow \frac{V_1}{R_1} + \frac{V_2}{R_2} = V_o \left[\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_o} + \frac{1}{R_L} \right]$$

$$\Rightarrow V_o \left[\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_P} \right] = \frac{V_1}{R_1} + \frac{V_2}{R_2}$$

$$\Rightarrow V_o \left[1 + \frac{R_f}{R_1} + \frac{R_f}{R_2} \right] = V_1 \left(\frac{R_f}{R_1} \right) + V_2 \left(\frac{R_f}{R_1} \right) \quad \text{Where } R_f = \frac{1}{\frac{1}{R_o} + \frac{1}{R_L}}$$

$$\Rightarrow \boxed{V_o = \frac{V_1 \left(\frac{R_f}{R_1} \right) + V_2 \left(\frac{R_f}{R_1} \right)}{\left[1 + \frac{R_f}{R_1} + \frac{R_f}{R_2} \right]}} \quad \text{--- } \textcircled{*}$$

From eqn $\textcircled{*}$, it is clear that V_o depends on R_f which in turn depends on R_L .

It is desirable to make V_o independent of R_L . This is possible if $R_o \ll R_L$ @ $\frac{1}{R_o} \gg \frac{1}{R_L}$ ($R_f \approx \frac{1}{R_o}$)

But R_f will be small, results in small value of V_o which is undesirable. Therefore it is necessary to use amplifier whose gain (@ output voltage) is independent of R_L .

Thus op-amp is preferred since closed loop voltage gain (@ output voltage) is independent of R_L (depends only on external resistors R_f & R_1).

① For an inverting amplifier $R = 10\text{K}\Omega$ & $R_f = 60\text{K}\Omega$.
What is the output voltage for $V_i = 2\text{V}$?

Sol: Given $R = 10\text{K}\Omega$, $R_f = 60\text{K}\Omega$, $V_i = 2\text{V}$, $V_o = ?$

For an inverting amplifier,

$$V_o = -\frac{R_f}{R} V_i = -\frac{60 \times 10^3}{10 \times 10^3} (2) = \underline{\underline{-12\text{V}}}$$

② Design an inverting amplifier for output voltage of -10V
& an input voltage of 1V .

Sol: Given $V_o = -10\text{V}$, $V_i = 1\text{V}$, $R_i = ?$, $R_f = ?$

For an inverting amplifier,


$$V_o = -\frac{R_f}{R_i} V_i$$

$$\Rightarrow -10 = -\frac{R_f}{R_i} (1)$$

$$\Rightarrow \frac{R_f}{R_i} = 10$$

Assume $R_i = 1\text{K}\Omega$

$\therefore R_f = 10\text{K}\Omega$



③ The output signal of an op-amp with a slew-rate of $5\text{V}/\mu\text{s}$ has a maximum value of 15V . Find the max
freq for undistorted output voltage.

Sol: Given $SR = 5\text{V}/\mu\text{s}$, $V_m = 15\text{V}$, $f_{\text{max}} (\omega_{\text{max}}) = ?$

We have $f_{\text{max}} = \frac{SR}{2\pi V_m}$ $\omega_{\text{max}} = \frac{SR}{V_m}$

$$= \frac{5/10^{-6}}{2\pi(15)} \quad \omega_{\text{max}} = \frac{5/10^{-6}}{15}$$

$$f_{max} = \underline{53.05 \text{ kHz}} \quad \text{at} \quad \underline{L_{min} = 333.33 \text{ rad/s}}$$

②

- ① Determine the output voltage of an OP-AMP for the input voltages of 0.05 mV & 0.04 mV . The differential gain of the amplifier is 50000 & $\text{CMRR} = 2 \times 10^5$.

Sol: Given $V_o = ?$, $V_1 = 0.05 \text{ mV}$, $V_2 = 0.04 \text{ mV}$, $A_d = 50000$,
 $\text{CMRR} = 2 \times 10^5$

We have,

$$V_o = A_d V_d + A_c V_c$$


$$= 50000 \times 10 \times 10^{-6} + 0.25 \times 45 \times 10^{-6}$$

$$= 0.5 + 11.25 \times 10^{-6}$$

$$= \underline{500.011 \text{ mV}}$$

$$\begin{aligned} \therefore V_d &= V_1 - V_2 \\ &= 0.05 \times 10^{-3} - 0.04 \times 10^{-3} \\ &= 0.01 \times 10^{-3} = 10 \times 10^{-6} \\ A_c &= \frac{A_d}{\text{CMRR}} = \frac{50000}{2 \times 10^5} = 0.25 \end{aligned}$$

- ⑤ Find the output voltage for the circuit shown in fig ⑤



Sol: We have,
$$V_o = -\left(\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3\right)$$

$$= -\frac{R_f}{R_i} (V_1 + V_2 + V_3) \quad (\because R_1 = R_2 = R_3 = 4 \text{ k}\Omega)$$

$$= -\frac{6 \text{ k}\Omega}{4 \text{ k}\Omega} (-4 - 2 + 3)$$

$$= \underline{4.5 \text{ V}}$$

6) Design an adder circuit for $V_o = -[2V_1 + 3V_2 + 5V_3]$

Sol: Given $V_o = -(2V_1 + 3V_2 + 5V_3)$


Comparing with, $V_o = -\left(\frac{R_f}{R_1}V_1 + \frac{R_f}{R_2}V_2 + \frac{R_f}{R_3}V_3\right)$

$$\frac{R_f}{R_1} = 2, \quad \frac{R_f}{R_2} = 3, \quad \frac{R_f}{R_3} = 5$$

Let $R_f = 100k\Omega$

$$\therefore R_1 = \frac{R_f}{2}, \quad R_2 = \frac{R_f}{3}, \quad R_3 = \frac{R_f}{5}$$

$$\Rightarrow R_1 = 50k\Omega, \quad R_2 = 33.33k\Omega, \quad R_3 = 20k\Omega$$



7) Design an adder circuit for $V_o = 3V_1 + 2V_2 - 4V_3$

Sol: Given $V_o = 3V_1 + 2V_2 - 4V_3$

$$\Rightarrow V_o = -[3(-V_1) + 2(-V_2) + 4V_3]$$

Comparing with,


$$V_o = -\left[\frac{R_f}{R_1}(-V_1) + \frac{R_f}{R_2}(-V_2) + \frac{R_f}{R_3}V_3\right]$$

$$\frac{R_f}{R_1} = 3, \quad \frac{R_f}{R_2} = 2, \quad \frac{R_f}{R_3} = 4$$

Let $R_f = 10k\Omega$

$$\therefore R_1 = \frac{10k}{3}, \quad R_2 = \frac{10k}{2}, \quad R_3 = \frac{10k}{4}$$

$$R_1 = 3.33k\Omega, \quad R_2 = 5k\Omega, \quad R_3 = 2.5k\Omega$$







8) A differential amplifier has open circuit gain of 10^4 , the input signals are 1.2mV & 2.4mV . Determine the output voltage.


Sol: Given $A_d = 10^4$, $V_2 = 2.4 \times 10^{-6}\text{V}$, $V_1 = 1.2 \times 10^{-6}\text{V}$, $V_o = ?$

Output voltage, $V_o = A_d V_d$
 $= A_d (V_2 - V_1)$ (\because since A_c is not given)
 $= 10^4 (2.4 - 1.2) \times 10^{-6}$
 $= \underline{\underline{0.012\text{V}}}$


9) For the circuit shown in fig 19(a), draw the output voltage for the input voltage shown in fig 19(b)



10) Calculate the CMRR for the circuit measurements shown in fig 10.



Rule: Fig 10(a) can be redrawn as shown in fig 11(a) & fig 10(b) can be redrawn as shown in fig 11(b).



From fig 11(a),

$$A_d = \frac{V_o}{V_d} = \frac{8}{1 \times 10^{-3}} = 8000$$

From fig 11(b),

$$A_c = \frac{V_o}{V_c} = \frac{12 \times 10^{-3}}{1 \times 10^{-3}} = 12$$

$$\therefore \text{CMRR (K)}, \text{CMRR} = \frac{A_d}{A_c} = \frac{8000}{12} = \underline{\underline{666.66}}$$

$$\text{CMRR (dB)} = 20 \log_{10} \frac{A_d}{A_c} = 20 \log_{10} (666.66) = \underline{\underline{56.47 \text{ dB}}}$$

11) Determine the output voltage of an OP-amp for input voltages of $V_{i1} = 150 \text{ mV}$, $V_{i2} = 140 \text{ mV}$. The amplifier has a differential gain of $A_d = 4000$ & the value of CMRR is:

(a) 100 (b) 10^5

Rule: Difference voltage, $V_d = V_{i1} - V_{i2} = 150 \times 10^{-6} - 140 \times 10^{-6} = 10 \text{ mV}$

Common Mode Voltage, $V_c = \frac{V_{i1} + V_{i2}}{2} = \frac{150 \times 10^{-6} + 140 \times 10^{-6}}{2} = 145 \text{ mV}$

④ We have, $V_o = A_d V_d \left(1 + \frac{1}{\text{CMRR}} \frac{V_c}{V_d} \right)$

$$= (4000)(10 \times 10^{-6}) \left(1 + \frac{1}{100} \frac{145 \times 10^{-6}}{10 \times 10^{-6}} \right)$$

$$= 40 \times 10^{-3} (1 + 0.145)$$

$$= \underline{45.8 \text{ mV}}$$

⑤ $V_o = (4000)(10 \times 10^{-6}) \left(1 + \frac{1}{10^5} \frac{145 \times 10^{-6}}{10 \times 10^{-6}} \right)$

$$= 40 \times 10^{-3} (1.000145)$$

$$= \underline{40.0058 \text{ mV}}$$

⑫ Calculate the output voltage of a non-inverting amplifier for $V_i = 2 \text{ V}$, $R_f = 500 \text{ k}\Omega$ & $R_i = 100 \text{ k}\Omega$

Sol: Given $V_i = 2 \text{ V}$, $R_f = 500 \text{ k}\Omega$, $R_i = 100 \text{ k}\Omega$, $V_o = ?$

For non-inverting amplifier,

$$V_o = \left(1 + \frac{R_f}{R_i} \right) V_i = \left(1 + \frac{500 \times 10^3}{100 \times 10^3} \right) 2 = 8(2) = \underline{12 \text{ V}}$$

⑬ A 741C is an OP-AMP with $A = 100,000$ & a minimum $\text{CMRR}_{\text{dB}} = 70 \text{ dB}$. What is the common-mode voltage gain? If a desired & common-mode signal each has a value of 5 mV , what is the output voltage?

Sol: Given $A = A_d = 100,000$, $\text{CMRR}_{\text{dB}} = 70 \text{ dB}$, $A_c = ?$

$V_c = 5 \times 10^{-6} \text{ V}$, $V_o = ?$

We have $\text{CMRR}_{\text{dB}} = 20 \log_{10} \frac{A}{A_c}$

$$\Rightarrow 70 = 20 \log_{10} \frac{A}{A_c}$$

$$\Rightarrow \frac{A}{A_c} = 10^{70/20}$$

$$\Rightarrow A_c = \frac{A}{10^{7/2}} = \frac{100,000}{10^{3.5}} = \underline{31.622}$$


We have

$$V_o(\text{CM}) = A_c V_c$$

$$= 31.622 \times 5 \times 10^{-6}$$

$$V_o(\text{CM}) = \underline{\underline{158.11 \text{ mV}}}$$

- 4) Assume that negative saturation occurs at 1V less than the supply voltage with an OP-AMP. How much inverting input voltage does it take to drive the OP-AMP of fig (14) into negative saturation?



Sol: Given $V_{cc} = \pm 18V$, Negative Saturation Voltage = $-17V$
 $V_2 = ?$ $A = 2 \times 10^5$ (Assume)

Given negative Saturation Voltage = $-17V$, Output saturates negatively at $-17V$.

$$\therefore V_2 = \frac{17}{200,000} = \underline{\underline{85 \mu\text{V}}} \quad [\because V_o = A V_2]$$

- 5) The input voltage to an OP-AMP is a large voltage step. The output is an exponential waveform that changes $0.75V$ in $50ns$. What is the SLEW rate of the OP-AMP?

Sol: Given $dV = 0.75V$, $dt = 50ns$

$$\text{We have, } SR = \frac{dV}{dt} = \frac{0.75}{50 \times 10^{-9}} = \underline{\underline{15V/\mu\text{s}}}$$


- 6) An OP-AMP has SLEW rate of $8V/\mu\text{s}$. What is the Power bandwidth for a peak output voltage of $5V$?

Sol: Given $SR = 8V/\mu\text{s}$, $V_m = 5V$, $f_{max} = ?$

Highest f_{max} @ Power bandwidth,

$$f_{max} = \frac{SR}{2\pi V_{TH}} = \frac{.8/10^6}{2\pi \times 5} = \underline{\underline{254.64 \text{ KHz}}}$$

17 In fig 17. What is the ac output voltage? If a compensating resistor needs to be added to non-inverting input, what size should it be?



sol:

AC output voltage,

$$V_o = \left(\frac{R_f V_1}{R_1} + \frac{R_f V_2}{R_2} + \frac{R_f V_3}{R_3} \right)$$

$$= \left[\frac{68k}{15k} (50 \times 10^{-3}) + \frac{68k}{22k} (90 \times 10^{-3}) + \frac{68k}{33k} (160 \times 10^{-3}) \right]$$

$$= \underline{\underline{834.53 \text{ mV}}}$$

Compensating resistor,

$$R_c = R_1 \parallel R_2 \parallel R_3$$

$$= \frac{1}{\frac{1}{15k} + \frac{1}{22k} + \frac{1}{33k}}$$

$$= \underline{\underline{7.02 \text{ k}\Omega}}$$

If a summing circuit needs to be compensated by adding an equal resistance to the non-inverting input, the resistance is the Thevenin resistance looking from the inverting input back to the sources.

18 What is the initial slope of a sine wave with a frequency of 15kHz & a peak value of 2V? What happens to the initial slope if the frequency increases to 30kHz?

Qul: Given $\odot f = 15 \text{ kHz}$, $V_m = 2 \text{ V}$, $S_s(SR) = ?$

Initial SLOPE of a sine wave.

$$S_s = 2\pi f V_m$$

$$= 2\pi \times 15 \times 10^3 \times 2$$

$$= \underline{188.49 \text{ mV/\mu s}}$$

$$(\because SR = S_s = 2\pi f V_m)$$

⑥ $f = 30 \text{ kHz}$, $V_m = 2 \text{ V}$, $S_s = ?$

$$S_s = 2\pi f V_m = 2\pi \times 30 \times 10^3 \times 2 = \underline{376.99 \text{ mV/\mu s}}$$

19) Find V_{out}
in fig 19, if

$$R = 10 \text{ k}\Omega, V_1 = -20 \text{ mV}$$

$$V_2 = -20 \text{ mV}$$





Fig 19

sol:

The given circuit is redrawn



From circuit ①,

$$V_{01} = -\frac{R}{R} V_1$$

$$= -(-20 \text{ mV})$$

$$= \underline{20 \text{ mV}}$$

From circuit ②

$$V_{out} = -\left(\frac{R}{R} V_{01} + \frac{R}{R} V_2\right) \Rightarrow V_{out} = V_2 - V_{01}$$


$$= -(20 \text{ mV} - 30 \text{ mV})$$

$$= -20 \text{ mV} + 30 \text{ mV}$$

$$V_{out} = \underline{10 \text{ mV}}$$

The given circuit is a subtractor

In the OP-amp circuit of fig(20) show that $V_o = (V_3 + V_4) - (V_1 + V_2)$ if all resistances are equal.




Fig(20)

Sol:

Let us use Superposition theorem.

Case (i): Let $V_2 = V_3 = V_4 = 0$




Fig(a)

The resulting circuit is shown in fig(a). The circuit is inverting amplifier. $\therefore V_{o1} = -\frac{R_N}{R_1} V_1$

$$\therefore V_{o1} = -\frac{R_N}{R_1} V_1$$

$$V_{o1} = -V_1 \quad (\text{Let } R_1 = R_N) \quad \text{--- (1)}$$

Case (ii): Let $V_1 = V_3 = V_4 = 0$




Fig(b)

The output voltage V_{o2} is,

$$V_{o2} = -\frac{R_N}{R_2} V_2$$

$$V_{o2} = -V_2 \quad \text{--- (2)} \quad (\text{Let } R_2 = R_N)$$

Case (iii): Let $V_1 = V_2 = V_4 = 0$




Fig(c)

From potential divider rule,

$$V' = \frac{V_3 (R \parallel R)}{R + (R \parallel R)}$$

Case (iv): Let $V_1 = V_2 = V_3 = 0$



Fig(d)

From potential divider rule,

$$V'' = \frac{V_4 (R \parallel R)}{R + (R \parallel R)}$$


$$V' = \frac{V_3 \frac{RR}{R+R}}{R + \frac{RR}{R+R}}$$

$$= V_3 \frac{\frac{R^2}{2R}}{R + \frac{R^2}{2R}}$$

$$= \frac{V_3 R/2}{3R/2}$$

$$= \frac{V_3}{3} \quad \text{--- (2)}$$

Now Fig (c) can be redrawn as



The resulting circuit shown in Fig (c) is non-inverting amplifier

∴ The output voltage V_{o3} is

$$V_{o3} = \left[1 + \frac{R}{(R/11R)} \right] V' \quad \text{--- (3)}$$

Using (2) in (3)

$$V_{o3} = \left[1 + \frac{R}{(R/2R)} \right] \frac{V_3}{3}$$

$$= \left(1 + \frac{R}{R/2R} \right) \left(\frac{V_3}{3} \right)$$

$$= (1+2) \frac{V_3}{3}$$

$$\boxed{V_{o3} = V_3} \quad \text{--- (3)}$$

From superposition theorem, the output voltage is

$$V_o = V_{o1} + V_{o2} + V_{o3} + V_{o4} = \underline{\underline{(V_3 + V_4) - (V_1 + V_2)}}$$

1) For the fig (21), determine V_o





Fig (21)

Sol:



From circuit (1), o/p of voltage follower is,

$$V_o' = V_i = 1.5V$$

From circuit (2), output V_o is,

$$V_o = -\left(\frac{100K}{20K}\right) V_o' = -5(1.5) = \underline{\underline{-7.5V}}$$

2) Determine the input bias current and input offset current to an op-amp if the current into non-inverting and inverting terminals are 8.3mA and 7.9mA respectively.

Sol: Given $I_1 = 8.3mA$, $I_2 = 7.9mA$, $I_{ib} = ?$, $I_{io} = ?$

Input bias current, $I_{ib} = \frac{I_1 + I_2}{2} = \frac{8.3 + 7.7}{2} = 8.1mA //$

Input offset current, $I_{io} = |I_1 - I_2| = |8.3 - 7.9| = 0.4mA //$

3) How long does it take the output voltage of an op-amp to go from -8V to 7V, if the slew rate is 0.5V/μs?

Sol: Given $dV_o = 7 - (-8) = 15V$, $SR = \frac{0.5}{10^{-6}} V/\mu s$, $dt = ?$

We have $SR = \frac{dV_o}{dt} \Rightarrow dt = \frac{dV_o}{SR} = \frac{15}{0.5/10^{-6}} = \underline{\underline{30\mu s}}$

4) For the inverting amplifier, $R_1 = 20k\Omega$, $R_f = 100k\Omega$, $V_{in} = 1mV$, calculate

- ① closed-loop gain ② Input resistance seen by source
 ③ Output voltage ④ Input current ⑤ current entering the op-amp input terminals ⑥ current through feedback

Sol: Given, $R_1 = 20k\Omega$, $R_f = 100k\Omega$, $V_{in} = 1mV$, A (or A_d) = ?
 $R_{in} = ?$, $I_{in} = ?$, $V_o = ?$, $I_{op-amp} = ?$, $I_f = ?$

① We have, $A = -\frac{R_f}{R_1} = -\frac{100 \times 10^3}{20 \times 10^3} = -5$

② $R_{in} = R_1 = 20k\Omega$

③ Output voltage, $V_o = +AV_{in} = -5 \times 1 \times 10^{-3} = -5mV$

④ $I_{in} = \frac{V_{in} - V_i}{R_1} = \frac{1 \times 10^{-3} - 0}{20 \times 10^3} = 50nA$ [∵ From virtual ground, $V_i = V_2 = 0$]

⑤ $I_{op-amp} = 0$ (∵ No current flows into op-amp input terminals)

⑥ $I_f = I_{in} = 50nA$

5) A sinusoidal signal with peak value $6mV$ & of $20kHz$ is applied to the input of an ideal op-amp integrator with $R = 100k\Omega$ & $C = 1\mu F$. Find the output voltage.

Sol: Given $R = 100k\Omega$, $C = 1\mu F$, $V_m = 6mV$, $f = 20kHz$, $V_o = ?$

$$V_{in} = V_m \sin \omega t = 6 \times 10^{-3} \sin(2\pi ft) = 6 \times 10^{-3} \sin(40000\pi t)$$

Output Voltage, $V_o = -\frac{1}{RC} \int_0^t V_{in} dt + V_o(0)$

$$= -\frac{1}{100 \times 10^3 \times 1 \times 10^{-6}} \int_0^t 6 \times 10^{-3} \sin(40000\pi t) dt$$

At $t=0$, $V_o(0) = 0$
 Initial V across capacitor = 0

$$= -10 \left[(6 \times 10^{-3}) \left(\frac{-\cos(40000\pi t)}{40000\pi} \right)^t \right]$$


$$V_o = 477.46 [\cos(40000\pi t) - 1] \text{ mV}$$

26) The input to a ideal differentiator is a sinusoidal voltage of peak voltage 6mV & frequency 20kHz. Find the output voltage, Given $R = 100 \text{ k}\Omega$ & $C = 1 \text{ nF}$.

Sol: Given $R = 100 \text{ k}\Omega$, $C = 1 \text{ nF}$, $V_m = 6 \text{ mV}$, $f = 20 \text{ kHz}$.

$$V_{in} = V_m \sin(\omega t) = 6 \times 10^{-3} \sin(40000\pi t)$$

Output Voltage, $V_o = -RC \frac{dV_{in}}{dt}$



$$= -100 \times 10^3 \times 1 \times 10^{-6} \frac{d[6 \times 10^{-3} \sin(40000\pi t)]}{dt}$$

$$= -0.1 \times 6 \times 10^{-3} \cos(40000\pi t) \cdot 40000\pi$$

$$V_o = -75.39 \cos(40000\pi t) \text{ V}$$

27) Determine the output voltage of a ideal differentiator for the input shown in fig 27.

Given $RC = 1 \text{ nF}$.




Fig 27

Sol: Given $RC = 1 \text{ nF}$

Case ①: For $0 < t < 5 \text{ ms}$

$$\frac{dV_{in}}{dt} = \frac{5 - (-5)}{5 - 0} = 2 \text{ V/ms} \quad \text{②}$$

$$\begin{aligned} & \text{Line 1: } (0, -5) \text{ to } (5, 5) \\ & \frac{y_2 - y_1}{x_2 - x_1} = \frac{y - y_1}{x - x_1} \\ & \Rightarrow y = 2x - 5 \end{aligned}$$

$$\begin{aligned} & \text{Diff. w.r.t } t \\ & \frac{dV_{in}}{dt} = 2 \text{ V/ms} \end{aligned}$$


$$\therefore V_o = -RC \frac{dV_{in}}{dt} = -1 \times 10^6 \frac{2}{10^{-6}} = \underline{\underline{-2V}}$$

Case (ii): For $5\mu s < t < 10\mu s$

$$\frac{dV_{in}}{dt} = \frac{-5-5}{10-5} = \frac{-10}{5} = -2V/\mu s \quad \text{②}$$

$$\therefore V_o = -RC \frac{dV_{in}}{dt} = -1 \times 10^6 \left(\frac{-2}{10^{-6}} \right)$$

$$= \underline{\underline{2V}}$$



$$\begin{aligned} & \text{① } (5, 5) \\ & \text{② } (10, -5) \\ & \frac{-5-5}{10-5} = \frac{y-5}{x-5} \\ & \frac{-10}{5} = \frac{y-5}{x-5} \end{aligned}$$


$$y-5 = -2x+10$$

$$y = -2x+15$$

$$\frac{dy}{dx} = -2V/\mu s$$

27 Calculate

- ① The output offset voltage due to input offset voltage = 1.2mV
- ② The output offset voltage due to input offset current = 100nA.
- ③ The output offset voltage due to input offset voltage = 4mV & input offset current = 150nA.



Sol: ① Given $V_{io} = 1.2mV$
output offset voltage.

$$V_{oo}(\text{due to } V_{io}) = V_{io} \left(\frac{R_f + R_i}{R_i} \right) = 1.2 \times 10^{-3} \left(\frac{2k + 150k}{2k} \right)$$

$$V_{oo}(\text{due to } V_{io}) = \underline{\underline{91.2mV}}$$

⑥ $V_{oo}(\text{due to } I_{io}) = I_{io} R_f = 100 \times 10^{-9} \times 150 \times 10^3 = \underline{15 \text{ mV}}$

⑦ $V_{oo} = V_{oo}(\text{due to } V_{io}) + V_{oo}(\text{due to } I_{io})$
 $= V_{io} \left(1 + \frac{R_f}{R_1}\right) + I_{io} R_f$
 $= 4 \times 10^{-3} \left(1 + \frac{150 \text{ k}}{2 \text{ k}}\right) + 150 \times 10^{-9} (150 \text{ k})$
 $= 304 \times 10^{-3} + 22.5 \times 10^{-3}$
 $= \underline{326.5 \text{ mV}}$

29) Calculate the input bias currents at each input of an op-amp having input bias current = 30 nA & Input offset current = 5 nA


Sol:
 We have: $I_1 = I_{ib} + \frac{I_{io}}{2}$ & $I_2 = I_{ib} - \frac{I_{io}}{2}$
 $= 30 \times 10^{-9} + \frac{5 \times 10^{-9}}{2}$ $= 30 \times 10^{-9} - \frac{5 \times 10^{-9}}{2}$
 $= \underline{32.5 \text{ nA}}$ $= \underline{27.5 \text{ nA}}$

30) For an op-amp having a slew rate of 2 V/μs, what is the maximum closed-loop voltage gain that can be used when the input signal varies by 0.5V in 10 μs?

Sol: We have $V_o = A V_{in}$
 $\Rightarrow dV_o = A dV_{in}$
 $\Rightarrow \frac{dV_o}{dt} = A \frac{dV_{in}}{dt}$
 $\Rightarrow A = \frac{dV_o/dt}{dV_{in}/dt} = \frac{SR}{dV_{in}/dt} = \frac{2/10^{-6}}{0.5/10 \times 10^{-6}} = \underline{40}$

Maximum closed-loop voltage gain = 40

For the signal & circuit of fig (31), determine the max frequency that may be used. OP-AMP Slew rate = $0.5 \text{ V}/\mu\text{s}$.



Sol: Gain $A = \left| \frac{R_f}{R_i} \right| = \frac{20 \times 10^3}{10 \times 10^3} = 2$

Output Voltage (maximum)


$$V_m = AV_i = 2 \times 0.02 = 0.4 \text{ V}$$

We have $\omega_m \leq \frac{SR}{V_m}$ @ $f_m \leq \frac{SR}{2\pi V_m}$

$$\leq \frac{0.5/10^{-6}}{0.4} \leq \frac{0.5/10^{-6}}{2\pi \times 0.4}$$

$$\omega_m \leq 1.25 \times 10^6 \text{ rad/s} @ f_m \leq 159.15 \text{ kHz}$$

Since the signal's frequency ($\omega = 300 \times 10^3 \text{ rad/s}$) is less than the maximum freq ω_m , no output distortion will occur.



For the circuit shown in fig (32).

(a) Calculate A_1

(b) Calculate A_2

(c) Find the total gain

(d) Find V_o' & V_o for $V_i = A \sin \omega t$ (V)

Sol:

(a) $A_1 = -\frac{20 \text{ k}\Omega}{5 \text{ k}\Omega} = -4$ (b) $A_2 = 1 + \frac{10 \text{ k}\Omega}{5 \text{ k}\Omega} = 3$

(c) $A = A_1 A_2 = -12$

② $V_0' = (-2) A \sin \omega t = -2A \sin \omega t (V)$

$V_0 = A_2 V_0' = 3 (-2A \sin \omega t) = -6A \sin \omega t (V)$

33 Design an OP-AMP circuit for $V_0 = 2V_1 - 3V_2 + 4V_3 - 5V_4$

Sol: $V_0 = 2V_1 - 3V_2 + 4V_3 - 5V_4$

$\Rightarrow V_0 = (2V_1 + 4V_3) - (3V_2 + 5V_4)$

$V_0 = V_{01} - V_{02} \rightarrow$ where $V_{01} = 2V_1 + 4V_3$

$V_{02} = 3V_2 + 5V_4$

Eqn ① is the expression for output voltage of subtractor.

Consider

$V_{01} = 2V_1 + 4V_3$

Comparing with,

$V_{01} = \frac{R_{f1}}{R_1} V_1 + \frac{R_{f1}}{R_3} V_3$

$\Rightarrow \frac{R_{f1}}{R_1} = 2, \frac{R_{f1}}{R_3} = 4$

Let $R_{f1} = 100k\Omega$

$\therefore R_1 = 50k\Omega, R_3 = 25k\Omega$

Consider

$V_{02} = 3V_2 + 5V_4$, Comparing with

$V_{02} = \frac{R_{f2}}{R_2} V_2 + \frac{R_{f2}}{R_4} V_4$


$\Rightarrow \frac{R_{f2}}{R_2} = 3, \frac{R_{f2}}{R_4} = 5$

Let $R_{f2} = 150k\Omega$

$\therefore R_2 = 50k\Omega, R_4 = 30k\Omega$

The OP-AMP circuit is shown below

Let $R = 20k\Omega$



Syllabus: Introduction, Switching and Logic Levels, Digital Waveform, Number Systems: Decimal number System, Binary number system, Converting Decimal to Binary, Hexadecimal Number System, Converting Binary to Hexadecimal, Hexadecimal to Binary, Converting Hexadecimal to Decimal, Converting Decimal to Hexadecimal, Octal numbers: Binary to octal conversion, Complement of Binary Numbers, Boolean algebra theory, DeMorgan's theorem, Digital Circuits: Logic gates, NOT Gate, AND gate, OR gate, XOR gate, NAND gate, NOR gate, X-NOR gate, Algebraic Simplification, NAND & NOR implementation: NAND implementation, NOR implementation, Half adder, Full adder.


* Introduction:

→ A continuously varying signal (Voltage or current) is called an analog signal


EX: Sinusoidal voltage (fig 1)

→ A signal (Voltage or current) which is having only two discrete values is called a digital signal

EX: Square wave (fig 2)



Fig(1)



Fig(2)

Analog domain	Digital domain
① An analog signal can have infinite number of values	① A Digital signal can have only two values (5V & 0V) These values are high (ON) & low (OFF) (0)
② Analog systems are generally difficult to design	② Digital systems are generally easier to design.
③ Information storage is difficult	③ Information storage is easy
④ Accuracy & Precision are less	④ Accuracy & Precision are greater
⑤ Operation cannot be programmed	⑤ Operation can be programmed
⑥ Analog circuits are affected by noise	⑥ Digital circuits are less affected by noise
⑦ Analog signals consume less bandwidth (BW)	⑦ Digital signals consume more BW.
⑧ Analog circuits are constructed using R, L, C & op-amp etc	⑧ Digital circuits are constructed using adders, multipliers, memory etc

* Switching and Logic level:

The switching circuit is shown in fig ③.

When the switch 'S' is open (OFF) (False) (NO) (Low), the output voltage is $V_o = 5V$ (ON) (High) (True) (Yes).

When the switch 'S' is closed (ON) (True) (Yes), the output $V_o = 0V$ (Low) (OFF) (False).





Fig ③: Switching circuit

Therefore input '0' results in output '1' & vice versa & hence this circuit is called as switching circuit @ State inversion circuit @ Inverter @ NOT gate.

NOT gate symbol is shown in fig (4)



A	Y
0	1
1	0

Fig (5)

Fig (5) Shows the truth table (input-output relationship) of NOT gate





Fig (6)

Fig (6) Shows the input-output waveforms of NOT gate.

Note:

- ① The branch of electronics which deals with digital circuits is called digital electronics.
- ② An electronic circuit that handles only a digital signal (Low @ high) is called a digital circuit.

③ Buffer: (Non inverter)



Buffer symbol

A	Y
0	0
1	1

Buffer truth table

④ Types of Number Systems (digital number systems)

- ① Decimal EX: $(15)_{10}$ @ 15_{10} (uses 0 to 9)

- ④ Binary Ex: $(101)_2 @ 101_2$ (Uses 0 and 1)
 ⑤ Octal Ex: $(37)_8 @ 37_8$ (Uses 0 to 7)
 ⑥ Hexadecimal Ex: $(3AC)_{16} @ 3AC_{16}$ (Uses 0 to 9 & A, B, C, D, E, F)
 etc.

- ⑤ Each binary digit (0 or 1) is bit.
 A string of four bits is nibble (1010)
 A string of eight bits is byte (10100110)
- ⑥ Digital circuits which ^(perform) accomplish some operation (Boolean algebra) are logic gates
- ⑦ Branch of algebra which deals with only 0's & 1's is called Boolean algebra. (Algebra used to symbolically describe logic functions)

* Digital Waveform:

Ideally:

$$\text{High} = 5V = 1$$

$$\text{Low} = 0V = 0$$

Practically:

Voltages at different points may slightly vary (due to internal resistances, parasitic effects & loading effects)




Fig ④: Voltage ranges for logic levels

∴ High Voltage = Voltage between +5V & $V_{OH(min)}$
 (Ex: 5V to 3.5V)

Low Voltage = Voltage between 0V & $V_{OL(max)}$
 (Ex: 0V to 0.2V)

Forbidden region = $V_{OH(min)} - V_{OL(max)}$ (Ex: $3.5 - 0.2 = 3.3V$)
 [Neither H(1) or L(0)]

* Number System:

There are four number systems that are used in digital systems:

- 1) Decimal
- 2) Binary
- 3) Octal
- 4) Hexadecimal.

①. Decimal number system

→ Decimal number system uses the digits 0 to 9 (10)

→ Any number N in a positional number system @ radix-weighted positional number system is represented by,

$$N = d_{n-1} d_{n-2} \dots d_1 d_0 d_{-1} \dots d_{-m} \quad \text{--- ①}$$

$$= d_{n-1} \times r^{n-1} + d_{n-2} \times r^{n-2} + \dots + d_0 \times r^0 + d_{-1} \times r^{-1} + \dots + d_{-m} \times r^{-m} \quad \text{--- ②}$$

- Where, d_i → Digit in the number system $[0 \leq d_i \leq (r-1)]$
- r → base @ radix of the number system.
- n → number of digits in the integer part of N.
- m → number of digits in the fraction part of N.

Ex: $2438 = 2000 + 400 + 30 + 8$
 $= 2 \times 10^3 + 4 \times 10^2 + 3 \times 10^1 + 8 \times 10^0$

$N = 2438, d_{n-1} = 2, d_{n-2} = 4, d_{n-1} = 3, d_0 = 8, r = 10, n = 4$

②. Binary number system

→ Binary number system uses the digits 0 & 1 (2)

→ Ex: $1101 = 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$ --- ③
 $= 8 + 4 + 0 + 1$
 $= 13_{10}$

Comparing ② & ③, we can write $d_3 = 1, d_2 = 1, d_1 = 0, d_0 = 1$

$$N = 1101, r = 2, n = 4.$$

③. Octal number system

→ Octal number system uses the digits 0 to 7 (8)

$$\begin{aligned} \rightarrow \text{Ex: } 43672 &= 4 \times 8^4 + 3 \times 8^3 + 6 \times 8^2 + 7 \times 8^1 + 2 \times 8^0 \\ &= 16384 + 1536 + 384 + 56 + 2 \\ &= 18362_{10} \end{aligned}$$

④ Comparing ② & ④, we can write,

$$d_4 = 4, d_3 = 3, d_2 = 6, d_1 = 7, d_0 = 2, n = 5, r = 8$$

$$N = 43672$$

④. Hexadecimal number system

→ Hexadecimal number system uses the digits 0 to 9 & A, B, C, D, E, F (16)

$$\begin{aligned} \rightarrow \text{Ex: } AB3 &= 10 \times 16^2 + 11 \times 16^1 + 3 \times 16^0 \quad \text{--- ⑤} \\ &= 2560 + 176 + 3 \\ &= 2739_{10} \end{aligned}$$

Comparing ② & ⑤, we can write

$$d_2 = A = 10, d_1 = B = 11, d_0 = 3, n = 3, r = 16, N = AB3$$

* Conventions:

① Decimal to Binary:

② Convert the decimal number 109 to binary

2	109	
2	54	-1
2	27	-0
2	13	-1
2	6	-1
2	3	-0
2	1	-1

$$\therefore (109)_{10} = (1101101)_2$$

Sol:

$$0.44 \times 8 = 3.52$$

$$0.52 \times 8 = 4.16$$

$$\therefore (0.44)_{10} = 0.34_8 //$$

Integer

3

4

↓

4) Octal to Decimal:

a) Perform the following

(i) $(133)_8 = (?)_{10}$ (ii) $372_8 = ?_{10}$ (iii) $24.6_8 = ?_{10}$

(iv) $0.76_8 = ?_{10}$

Sol:

(i) $133_8 = 1 \times 8^2 + 3 \times 8^1 + 3 \times 8^0 = 64 + 24 + 3 = 91_{10} //$

(ii) $372_8 = 3 \times 8^2 + 7 \times 8^1 + 2 \times 8^0 = 192 + 56 + 2 = 250_{10} //$

(iii) $24.6_8 = 2 \times 8^1 + 4 \times 8^0 + 6 \times 8^{-1} = 16 + 4 + 0.75 = 20.75_{10} //$

(iv) $0.76_8 = 7 \times 8^{-1} + 6 \times 8^{-2} = 0.875 + 0.09375 = 0.96875_{10} //$

b) Convert the following octal numbers to decimal numbers

(i) 564_8 (ii) 234.56_8

(i) $564_8 = 5 \times 8^2 + 6 \times 8^1 + 4 \times 8^0 = 320 + 48 + 4 = 372_{10} //$

(ii) $234.56_8 = 2 \times 8^2 + 3 \times 8^1 + 4 \times 8^0 + 5 \times 8^{-1} + 6 \times 8^{-2}$
 $= 128 + 24 + 4 + 0.625 + 0.09375$
 $= 156.71875_{10} //$

5) Decimal to Hexadecimal

a) Perform the following

(i) $(541)_{10} = (?)_{16}$ (ii) $378_{10} = ?_{16}$

Sol:

$$(i) \begin{array}{r} 16 \overline{) 541} \\ 16 \overline{) 33} - 13 (D) \\ \hline 2 - 1 \end{array}$$

$$\therefore (541)_{10} = (21D)_{16}$$

$$(ii) \begin{array}{r} 16 \overline{) 378} \\ 16 \overline{) 23} - 10 (A) \\ \hline 1 - 7 \end{array}$$

$$\therefore (378)_{10} = (17A)_{16}$$

Q) Convert the following decimal numbers to Hexadecimal numbers.

(i) 5386.345 (ii) 0.256 Upto 3 Hexadecimal places

Sol:

(i) (Whole number)
Consider integer part

$$\begin{array}{r} 16 \overline{) 5386} \\ 16 \overline{) 336} - 10 (A) \\ 16 \overline{) 21} - 0 \\ \hline 1 - 5 \end{array}$$

$$\therefore (5386)_{10} = (150A)_{16}$$

Consider fractional part

	Integer
$0.345 \times 16 = 5.52$	5
$0.52 \times 16 = 8.32$	8
$0.32 \times 16 = 5.12$	5
$0.12 \times 16 = 1.92$	1

$$\therefore (0.345)_{10} = (0.585)_{16}$$

$$\therefore (5386.345)_{10} = (150A.585)_{16}$$

(ii)

	Integer
$0.256 \times 16 = 4.096$	4
$0.096 \times 16 = 1.536$	1
$0.536 \times 16 = 8.576$	8

$$\therefore (0.256)_{10} = (0.418)_{16}$$

6) Hexadecimal to decimal

Q) Perform the following

(i) $(FACE)_{16} = (?)_{10}$ (ii) $(AB.32)_{16} = (?)_{10}$

Ans:

$$\begin{aligned} \text{(i) } (FACE)_{16} &= F \times 16^3 + A \times 16^2 + C \times 16^1 + E \times 16^0 \\ &= 15 \times 16^3 + 10 \times 16^2 + 12 \times 16 + 14 \times 1 \\ &= 61440 + 2560 + 192 + 14 \end{aligned}$$

$$\boxed{(FACE)_{16} = (64206)_{10} //.$$

$$\begin{aligned} \text{(ii) } (AB.32)_{16} &= A \times 16^1 + B \times 16^0 + 3 \times 16^{-1} + 2 \times 16^{-2} \\ &= 10 \times 16 + 11 \times 1 + \frac{3}{16} + \frac{2}{16^2} \\ &= 160 + 11 + 0.1875 + 0.0078125 \end{aligned}$$

$$\boxed{(AB.32)_{16} = (171.1953125)_{10} //$$

5) Convert the following hexadecimal numbers to decimal numbers.

(i) $3AB4.12$ (ii) $ABCDE$

$$\begin{aligned} \text{Sol: } 3AB4.12 &= 3 \times 16^3 + A \times 16^2 + B \times 16^1 + 4 \times 16^0 + 1 \times 16^{-1} + 2 \times 16^{-2} \\ &= 3 \times 16^3 + 10 \times 16^2 + 11 \times 16 + 4 \times 1 + \frac{1}{16} + \frac{2}{16^2} \\ &= 12288 + 2560 + 176 + 4 + 0.0625 + 0.0078125 \end{aligned}$$

$$\boxed{3AB4.12_{16} = 15028.07031_{10} //$$

$$\begin{aligned} \text{(ii) } ABCDE_{16} &= A \times 16^4 + B \times 16^3 + C \times 16^2 + D \times 16^1 + E \times 16^0 \\ &= 10 \times 16^4 + 11 \times 16^3 + 12 \times 16^2 + 13 \times 16 + 14 \times 1 \\ &= 655360 + 45056 + 3072 + 208 + 14 \end{aligned}$$

$$\boxed{ABCDE_{16} = 703710_{10} //$$

Note:

① What is the largest number that can be represented using eight bits?

Sol: $N = 8$

Largest number = $2^N - 1 = 2^8 - 1 = 255_{10} = \underline{\underline{11111111_2}}$

② Determine the value of base x , if

(i) $(225)_x = (341)_8$ (ii) $(211)_x = (152)_9$

Sol:

(i) Given

$(225)_x = (341)_8$ - ①

Convert $(341)_8$ to decimal

$(341)_8 = 3 \times 8^2 + 4 \times 8^1 + 1 \times 8^0$
 $= 192 + 32 + 1$

$(341)_8 = (225)_{10}$ - ②

From ① & ②, we get

$\boxed{x = 10}$

(ii) Given

$(211)_x = (152)_9$

Convert $(152)_9$ to decimal

$(152)_9 = 1 \times 9^2 + 5 \times 9^1 + 2 \times 9^0$
 $= 81 + 45 + 2$

$(152)_9 = (106)_{10}$ - ①

$(211)_x = 2x^2 + 1x + 1x^0$

$(211)_x = 2x^2 + x + 1$ - ②

From ① & ②, we get

$2x^2 + x + 1 = 106$

$\Rightarrow 2x^2 + x - 105 = 0$

$x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$ a=2
b=1
c=-105

$= \frac{-1 \pm \sqrt{1^2 + 4 \times 2 \times 105}}{2 \times 2}$

$= \frac{-1 \pm 29}{4}$

$= 7 \text{ @ } -7.5$

$\therefore \boxed{x = 7}$

③ Octal - binary numbers

Octal number	Binary Equivalent
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Table ①


④ Hexadecimal - binary - decimal

Decimal number	Hexadecimal number	Binary Equivalent
0	0	0000
1	1	0001
2	2	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
10	A	1010
11	B	1011
12	C	1100
13	D	1101
14	E	1110
15	F	1111

Table ②

⑤ To write any number

in binary we use



Ex:

$10 = 8 + 2 \rightarrow 01010$
 $14 = 8 + 4 + 2 \rightarrow 01110$

Extra numerical:

① Convert octal 143 to binary

Sol:

$143_8 = (001100011)_2$ [From table ①]

② Perform the following

(i) $(232.76)_8 = (?)_2$ (ii) $(43.26)_8 = ?_2$

Sol:

(i) $232.76_8 = (010011010.111110)_2 //$

(ii) $43.26_8 = (100011.010110)_2$

3) Perform the following

(i) $(110101)_2 = (?)_8$ (ii) $(10100)_2 = (?)_8$

(iii) $(1101001.1101)_2 = ?_8$

Ans: (i) $\overbrace{110}^6 \overbrace{101}^5 \therefore (110101)_2 = (65)_8$

(ii) $(10100)_2 = \overbrace{010}^2 \overbrace{100}^4 = (24)_8$

(iii) $1101001.1101 = \overbrace{001}^1 \overbrace{101}^2 \overbrace{001}^3 . \overbrace{110}^4 \overbrace{100}^5 = (151.64)_8$

4) Perform the following

(i) $F A F B_{16} = ?_2$ (ii) $(A3.D24)_{16} = (?)_2$

Ans: (i) $F A F B_{16} = \overbrace{1111}^{F(15)} \overbrace{1010}^{A(10)} \overbrace{1111}^{F(15)} \overbrace{1011}^{B(11)}$
 $\therefore F A F B_{16} = 111110101111011_2$

(ii) $(A3.D24)_{16} = \overbrace{1010}^{A(10)} \overbrace{0011}^3 . \overbrace{1101}^{D(13)} \overbrace{0010}^2 \overbrace{0100}^4$
 $\therefore (A3.D24)_{16} = (10100011.110100100100)_2$

5) Perform the following

(i) $(4567)_{10} = (?)_2 = (?)_8 = (?)_{16}$

Ans: (ii) $(101101110.11011)_2 = (?)_{16}$

(i)

2	4567
2	2283-1
2	1141-1
2	570-1
2	285-0!
2	142-1
2	71-0
2	35-1
2	17-1
2	8-1
2	4-0
2	2-0
	1-0

000 000 111 010 111
 1 0 7 2 7
 $\therefore (1000111010111)_2 = \underline{\underline{(10727)_8}}$

000 000 111 010 111
 1 1 D 7
 $\therefore (1000111010111)_2 = (11D7)_{16}$

$(4567)_{10} = (1000111010111)_2$

$(4567)_{10} = (1000111010111)_2 = (10727)_8 = (11D7)_{16}$

(ii)

000 011 011 0. 110 110 000
 1 6 E . D 8

$(101101110.11011)_2 = (16E.D8)_{16}$

* Binary addition: [0 & 1]

Rules

①	0	②	0	③	1	④	1
	+ 0		+ 1		+ 0		+ 1
0	0	0	1	0	1	1	0
↑	↑	↑	↑	↑	↑	↑	↑
Carry	Sum	Carry	Sum	Carry	Sum	Carry	Sum

1
+ 1
2
2 2
Carry
Sum

$$\begin{array}{r}
 1 \\
 1 \\
 + 1 \\
 \hline
 1 \quad 1 \\
 \uparrow \quad \uparrow \\
 \text{Carry} \quad \text{Sum}
 \end{array}$$

$$\begin{array}{r}
 1 \\
 1 \\
 + 1 \\
 \hline
 3
 \end{array}
 \quad
 \begin{array}{r}
 2 \overline{) 3} \\
 \underline{1} \\
 1 \\
 \underline{-1} \\
 0
 \end{array}$$

\uparrow Carry \uparrow Sum

Q Add the following binary numbers

- (a) 11011 & 10111 (b) 101 & 011 (c) 11.01 & 10.11

Sol: (a) $\begin{array}{r} 11011 \\ + 10111 \\ \hline (110010)_2 \end{array}$ (b) $\begin{array}{r} 101 \\ + 011 \\ \hline (1000)_2 \end{array}$ (c) $\begin{array}{r} 11.01 \\ 10.11 \\ \hline (110.00)_2 \end{array}$

* Octal & hexadecimal addition: [(0-7 for octal) & (0-9 & A-F for Hexa)]

- Q Perform the following
- (i) $\begin{array}{r} (43.26)_8 \\ + (31.42)_8 \\ \hline (\quad ?)_8 \end{array}$ (ii) $\begin{array}{r} (ABCD)_{16} \\ + (AB32)_{16} \\ \hline (\quad ?)_{16} \end{array}$

Sol: (i) $\begin{array}{r} 43.26_8 \\ + 31.42_8 \\ \hline 74.70_8 \end{array}$

(ii) $\begin{array}{r} 6 \\ 2 \\ 88 \overline{) 88} \\ \underline{1-0} \end{array}$ (ii) $\begin{array}{r} (ABCD)_{16} \\ + (AB32)_{16} \\ \hline (156FF)_{16} \end{array}$

$$\begin{array}{r}
 B \\
 B \\
 \hline
 22 \\
 16 \overline{) 22} \\
 \underline{1-6} \\
 16 \overline{) 21} \\
 \underline{1-5}
 \end{array}$$

* Binary subtraction:

Rules

- (1) $\begin{array}{r} 0 \\ - 0 \\ \hline 0 \quad 0 \\ \uparrow \quad \uparrow \\ \text{Borrow} \quad \text{difference} \end{array}$ (2) $\begin{array}{r} 0 \\ - 1 \\ \hline 1 \quad 1 \\ \uparrow \quad \uparrow \\ \text{Borrow} \quad \text{difference} \end{array}$ (3) $\begin{array}{r} 1 \\ - 0 \\ \hline 0 \quad 1 \\ \uparrow \quad \uparrow \\ \text{Borrow} \quad \text{difference} \end{array}$ (4) $\begin{array}{r} 1 \\ - 1 \\ \hline 0 \quad 0 \\ \uparrow \quad \uparrow \\ \text{Borrow} \quad \text{difference} \end{array}$

① Perform the following binary subtraction

- ② 1101 - 1000 ③ 1000 - 1101

Sol:

②

$$\begin{array}{r} 1101 \\ - 1000 \\ \hline 0101 \end{array}$$

Borrow = 0
Answer is +ve

In decimal,

$$\begin{array}{r} 13 \\ - 8 \\ \hline 5 \end{array}$$

Borrow = 0
Answer is +ve

③

$$\begin{array}{r} 1000 \\ - 1101 \\ \hline 0100 \end{array}$$

Borrow = 1
1's complement of 0100 + 1 = 1011
1011 + 0100 = 1111
1111 - 1101 = 0100

In decimal,

$$\begin{array}{r} 8 \\ - 13 \\ \hline -5 \end{array}$$

Borrow = 1,
Answer is -ve
∴ 1's complement of result i.e. add Borrow gives result

* Complement of Binary number:

- ① Write the 1's complement and 2's complement of the following
 a) 10101 b) 11100.101 c) 11100

Sol:

② Given 10101

1's complement of 10101 → 01010

2's complement of 10101 → 01011

1's complement of 10101	→ 01010
2's complement of 10101	→ 01011

③ Given 11100.101

1's complement of 11100.101 → 00011.010

2's complement of 11100.101 → ~~00011.011~~
00011.011

④ Given 11100

00011 → 1's complement of 11100

+ 1

00100 → 2's complement of 11100

① Perform the following binary subtraction using

Ⓐ 1's complement Ⓑ 2's complement

(i) 1110 - 1001 (ii) 1001 - 1110

Ans:

Ⓐ 1's complement

(i) 1110 → Minuend
- 1001 → Subtrahend

1110 → Minuend
+ 0110 → 1's complement of Subtrahend (1001)

① 0100
Copy → 1 +
(0101)₂

(ii) 1001 → Minuend
- 1110 → Subtrahend

1001 → Minuend
+ 0001 → 1's complement of Subtrahend (1110)

↑ No carry
∴ 1010
Take 1's complement of 1010
∴ (0101)₂
No carry, -ve, take 1's complement
Carry, +ve, Add carry to result

Ⓑ 2's complement

(i) 1110 → Minuend
- 1001 → Subtrahend

1110 → Minuend
+ 0111 → 2's complement of 1001 (Subtrahend)

① (0101)₂
↑ No carry
(Discard)

In decimal (i) $\begin{array}{r} 14 \\ -9 \\ \hline 5 \end{array}$ (ii) $\begin{array}{r} 9 \\ -14 \\ \hline -5 \end{array}$

(ii) 1001 → Minuend
- 1110 → Subtrahend

1001 → Minuend
+ 0010 → 2's complement of Subtrahend (1110)

↑ No carry
∴ 1011
∴ Take 2's complement of 1011
∴ (0101)₂
No carry, result is -ve

3) Perform the following binary subtraction using 1's complement and 2's complement

(a) $1111 - 1101$ (b) $10111 - 10101$

Sol:

1's complement

(a) $1111 \rightarrow$ Minuend
 $- 1101 \rightarrow$ Subtrahend

$1111 \rightarrow$ Minuend
 $+ 0010 \rightarrow$ 1's complement of subtrahend (1101)

$\textcircled{1} 0001$
 carry $\rightarrow 1 +$
 $(0010)_2$

(b) $10111 \rightarrow$ Minuend
 $- 10101 \rightarrow$ Subtrahend

$10111 \rightarrow$ Minuend
 $+ 01010 \rightarrow$ 1's complement of subtrahend (10101)

$\textcircled{1} 00001$
 carry $\rightarrow 1 +$
 $(00010)_2$

2's complement

(a) $1111 \rightarrow$ Minuend
 $- 1101 \rightarrow$ Subtrahend

$1111 \rightarrow$ Minuend
 $+ 0011 \rightarrow$ 2's complement of subtrahend (1101)

$\textcircled{1} 0010$
 carry
 Discard

(b) $10111 \rightarrow$ Minuend
 $- 10101 \rightarrow$ Subtrahend

$10111 \rightarrow$ Minuend
 $+ 01011 \rightarrow$ 2's complement of subtrahend (10101)

$\textcircled{1} (00010)_2$
 carry
 Discard


* Logic gates

(1) NOT gate (Inverter) (Complementor): $(-)^{\text{c}}$ (')

* The output is the reverse of the input. i.e. a low-voltage input (0) is converted to a high-voltage output (1) & vice versa.

* If 'A' is the input, then output, $Y = \bar{A}$

*The symbol & truth table of a NOT gate is shown in fig ①.



A	$Y = \bar{A}$
0	1
1	0

Fig ①

Truth table

*The input and output waveforms of a NOT gate is shown in fig ②





Fig ②

*The circuit diagram of a transistor based NOT gate is shown in fig ③



→ When $A = 5V$, $Y = 0V$
→ When $A = 0V$, $Y = 5V$

Fig ③


② AND Gate: (.)

* The output is 1 only if both A and B are 1, otherwise it is zero.

* If A and B are the inputs, then the output of AND gate is:

$$Y = A \cdot B \text{ or } AB$$

* The symbol & truth table of AND gate is shown in fig ④



Symbol

A	B	Y = AB
0	0	0
0	1	0
1	0	0
1	1	1

Truth table

Fig 4

* The input & output waveforms of a AND gate is shown in fig 5




Fig 5

* The circuit diagram of an AND gate using diodes is shown in fig 6.




Fig 6

* If $A = B = 5V$, then the diodes D_1 & D_2 do not conduct (Open circuit), then the output $Y = 5V$

* If at least one input (A or B) is $0V$, then the output $Y = 0V$.

Note:

① Consider the simple electric circuit shown in fig 7




Fig 7

A, B → Switches (Closed = 1)
(Open = 0)

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

② AND gate With N inputs (Output is 1 only when all the inputs are 1)

$Y = A \cdot B \cdot C \dots \cdot N$




Fig 8

③ NAND-gate is the dual of NOR-gate & vice versa


③ OR gate (+):

* The output is 0 when all the inputs are zero, otherwise it is 1.

* If A and B are the inputs, then the output of OR gate is

$Y = A + B$

* The symbol & truth table of OR gate is shown in fig 9.



Symbol

Fig 9

A	B	Y = A + B
0	0	0
0	1	1
1	0	1
1	1	1

Truth table

* The input and output waveforms of a OR gate is shown in fig 10.

* The circuit diagram of an OR gate using diodes is shown in fig 11





Fig 10


* When A=B=0V, the diodes D1 & D2 do not conduct, hence the output Y=0V.

* When either A @ B @ both are at 5V(1), the diodes D₁ & D₂ are on (conducts), hence the output Y = 1V



Note:

① Consider the simple electric circuit shown in fig(12)




A, B → Switches (Closed = 1, Open = 0)

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

② OR gate with N inputs (output is '0' when all the inputs are '0')

$$Y = A + B + C + \dots + N$$



③ $\overline{0} = 1$

④ $\overline{1} = 0$

④ NAND gate:

* The output is '0' (Low) only if both A & B are 1, otherwise it is 1.

* If A and B are the inputs, then the output of NAND gate is,

$$Y = \overline{AB}$$

* The Symbol & truth table of NAND gate is shown in fig (14)




Fig (14)

A	B	$Y = \overline{AB}$
0	0	1
0	1	1
1	0	1
1	1	0

Truth table

* The input & output waveforms of NAND gate is shown in fig (15)




Fig (15)

* The output 'Y' of 'N' inputs NAND gate is,

$Y = \overline{ABC \dots N}$




Fig (16)

5) NOR gate:

* The output is '1' (high) when all the inputs are '0' (Low), otherwise it is '0' (Low)

* If A and B are the inputs, then the output of NOR gate is,

$Y = \overline{A+B}$

* The Symbol & truth table of NOR gate is shown in fig (17)




Fig (17)

A	B	$Y = \overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

Truth table

* The input and output waveforms of NOR gate is shown in fig (18).




Fig (18)

* The output of N inputs NOR gate is,

$$Y = \overline{A+B+\dots+N}$$




Fig (19)

⑥ EXOR gate @ EXCLUSIVE-OR gate:

* The output is 1 (high), when the inputs are different, otherwise it is 0 (Low)



Symbol

* If A and B are the inputs, then the output of XOR gate is,

$$Y = A \oplus B = \overline{A}B + A\overline{B} (= \overline{\overline{A}B + A\overline{B}})$$

A	B	Y = A ⊕ B
0	0	0
0	1	1
1	0	1
1	1	0

Truth table

Fig (20)

* The symbol & truth table of XOR gate is shown in fig (20)

* The input & output waveforms of XOR gate is shown in fig (21)




Fig (21)

* The output of N inputs XOR gate is, (output is 1 when odd number of inputs are high)

$$Y = A \oplus B \oplus \dots \oplus N$$





Fig (22)

⊕ EX-NOR gate ⊗ Exclusive-NOR gate

* The output is '1' (high) when both inputs are same [(0,0) ⊗ (1,1)].



Symbol

* If A and B are the inputs, then the output of EX-NOR gate is:

$$Y = A \otimes B = \bar{A}\bar{B} + AB \quad (= \overline{\bar{A}B + A\bar{B}})$$

A	B	Y = A ⊗ B
0	0	1
0	1	0
1	0	0
1	1	1

* The symbol & truth table of EX-NOR gate is shown in fig (23)

Truth table

Fig (23)

* The output 'Y' of N inputs EX-NOR gate is (output is high only when even number of ones @ all inputs are high)

$$Y = A \otimes B \otimes \dots \otimes N$$




Fig (24)

* The input & output waveforms of EX-NOR gate is shown in fig (24)




Fig (24)

* Boolean algebra theorem ⊗ (Basic Boolean Law):

Name	AND form	OR form
Identity Law	$1 \cdot A = A$	$0 + A = A$
Null Law	$0 \cdot A = 0$	$1 + A = 1$
Idempotent Law	$A \cdot A = A$	$A + A = A$
Inverse Law	$A \cdot \bar{A} = 0$	$A + \bar{A} = 1$
Commutative Law	$A \cdot B = B \cdot A$	$A + B = B + A$
Associative Law	$(A \cdot B) \cdot C = A \cdot (B \cdot C)$	$(A + B) + C = A + (B + C)$
Distributive Law	$A + B \cdot C = (A + B) \cdot (A + C)$	$A \cdot (B + C) = A \cdot B + A \cdot C$
Absorption law	$A \cdot (A + B) = A$	$A + A \cdot B = A$
Demorgan's Law	$\overline{A \cdot B} = \bar{A} + \bar{B}$	$\overline{A + B} = \bar{A} \cdot \bar{B}$

Absorption law is also called as Redundancy law.

Proof:

① $1 \cdot A = A$

1	2
A	1.A
0	0
1	1

From 1st & 2nd Column

$1 \cdot A = A$

② $0 + A = A$

1	2
A	0+A
0	0
1	1

From 1st & 2nd Column

$A = 0 + A$

③ $0 \cdot A = 0$

1	2
A	0.A
0	0
1	0

From 2nd Column Output is zero always

$\therefore 0 \cdot A = 0$

④ $1 + A = 1$

1	2
A	1+A
0	1
1	1

From 2nd Column Output is always 1

$\therefore 1 + A = 1$

⑤ $A \cdot A = A$

1	2
A	A.A
0	0
1	1

From 1st & 2nd Column

$A \cdot A = A$

⑥ $A + A = A$

1	2
A	A+A
0	0
1	1

From 1st & 2nd Column

$A + A = A$

⑦ $A \cdot \bar{A} = 0$

1	2	3
A	\bar{A}	$A \cdot \bar{A}$
0	1	0
1	0	0

From 3rd Column Output is always 0

$A \cdot \bar{A} = 0$

⑧ $A + \bar{A} = 1$

1	2	3
A	\bar{A}	$A + \bar{A}$
0	1	1
1	0	1

From 3rd Column the output is always 1

$\therefore A + \bar{A} = 1$

⑨ $AB = BA$

1	2	3	4
A	B	AB	BA
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

From 3rd & 4th Column

$AB = BA$

⑩ $A + B = B + A$

1	2	3	4
A	B	A+B	B+A
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	1

From 3rd & 4th Column

$A + B = B + A$

⑪ $(AB)C = A(BC)$

1	2	3	4	5	6	7
A	B	C	AB	BC	$AB \cdot C$	$A \cdot BC$
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	1	0	0	0
1	1	1	1	1	1	1

From 6th & 7th Column

$(AB)C = A(BC)$

(12) $(A+B)+c = A+(B+c)$

	1	2	3	4	5	6	7
A	B	C	A+B	B+c	A+(B+c)	A+(B+c)	
0	0	0	0	0	0	0	
0	0	1	0	1	1	1	
0	1	0	1	1	1	1	
0	1	1	1	1	1	1	
1	0	0	1	0	1	1	
1	0	1	1	1	1	1	
1	1	0	1	1	1	1	
1	1	1	1	1	1	1	

From Column 6th & 7th

$(A+B)+c = A+(B+c)$

(13) $A+BC = (A+B)(A+c)$

Method 1
 RHS = $(A+B)(A+c)$
 $= AA + AC + AB + BC$
 $= A + AC + AB + BC$
 $= A(1+c+B) + BC$
 $= A+BC = \underline{\underline{LHS}}$
 ($\because AA=1, 1+c+\dots=1$)

Method 2

	1	2	3	4	5	6	7	8
A	B	C	BC	A+BC	(A+B)	(A+c)	XY	
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0
0	1	0	0	0	1	0	0	0
0	1	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1	1
1	0	1	0	1	1	1	1	1
1	1	0	0	1	1	1	1	1
1	1	1	1	1	1	1	1	1

From 5th & 8th Column

$A+BC = (A+B)(A+c)$

(14) $A(B+c) = AB+AC$

Method 1
 RHS = $AB+AC$
 $= A(B+c) = \underline{\underline{LHS}}$

Method 2

	1	2	3	4	5	6	7	8
A	B	C	B+c (x)	AX	AB (y)	AC (z)	y+z	
0	0	0	0	0	0	0	0	
0	0	1	1	0	0	0	0	
0	1	0	1	0	0	0	0	
0	1	1	1	0	0	0	0	
1	0	0	0	0	0	0	0	
1	0	1	1	1	0	1	1	
1	1	0	1	1	1	0	1	
1	1	1	1	1	1	1	1	

From 5th & 8th Column

$A(B+c) = AB+AC$

(15) $A(A+B) = A$

Method 1
 LHS = $A(A+B)$
 $= AA+AB$
 $= A+AB$ ($\because AA=A$)
 $= A(1+B)$
 $= A$ ($\because 1+B=1$)
 $= \underline{\underline{RHS}}$

15) Method 2

1	2	3	4
A	B	A+B	A(A+B)
0	0	0	0
0	1	1	0
1	0	1	1
1	1	1	1

From 1st & 4th Column,

$A(A+B) = A$

16) $A + AB = A$

Method 1

LHS = $A + AB$
 $= A(1 + B)$
 $= A$ ($\because 1 + B = 1$)
 $= RHS$

Method 2

1	2	3	4
A	B	AB	A+AB
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	1

From 1st & 4th Column

$A + AB = A$

Note:

① EX-OR = $\overline{EX-NOR}$
 i.e. $A \oplus B = \overline{A \odot B}$

② EX-NOR = $\overline{EX-OR}$
 i.e. $A \odot B = \overline{A \oplus B}$

③ $\overline{A}B + A\overline{B} = \overline{A\overline{B} + AB}$

④ $\overline{A\overline{B} + AB} = \overline{A\overline{B}} + \overline{AB}$

⑤ $\overline{\overline{A}} = A$

Proof:

1	2	3
A	\overline{A}	$\overline{\overline{A}}$
0	1	0
1	0	1

From 1st & 3rd column,

$\overline{\overline{A}} = A$

* De-Morgan's theorem @ Labx

① $\overline{A \cdot B} = \overline{A} + \overline{B}$

② The complement of a product is equal to the sum of the complements.

Proof:

1	2	3	4	5	6	7
A	B	\overline{A}	\overline{B}	$\overline{A+B}$	AB	\overline{AB}
0	0	1	1	1	0	1
0	1	1	0	1	0	1
1	0	0	1	1	0	1
1	1	0	0	0	1	0

From 5th & 7th column, $\overline{A \cdot B} = \overline{A} + \overline{B}$

② $\overline{A+B} = \overline{A} \cdot \overline{B}$ ③

The complement of a sum is equal to the product of the complements.

Proof:

1	2	3	4	5	6	7
A	B	\overline{A}	\overline{B}	$\overline{A} \cdot \overline{B}$	A+B	$\overline{A+B}$
0	0	1	1	1	0	1
0	1	1	0	0	1	0
1	0	0	1	0	1	0
1	1	0	0	0	1	0

From 5th & 7th columns $\overline{A+B} = \overline{A} \cdot \overline{B}$

Note:

① DeMorgan's theorem for 3 variables

① $\overline{ABC} = \overline{A} + \overline{B} + \overline{C}$ ② $\overline{A+B+C} = \overline{A} \cdot \overline{B} \cdot \overline{C}$

② DeMorgan's theorem for 4 variables

① $\overline{ABCD} = \overline{A} + \overline{B} + \overline{C} + \overline{D}$ ② $\overline{A+B+C+D} = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$

③ DeMorgan's theorem for N variables

① $\overline{ABCD...N} = \overline{A} + \overline{B} + \overline{C} + ... + \overline{N}$

② $\overline{A+B+C+...+N} = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot ... \cdot \overline{N}$

Proof: ①

$2^N = 2^3 = 8$ combinations

* 2 variables = N

$2^N = 2^2 = 4$ combinations

②

$2^4 = 16$ combinations

③ AND, OR, NOT gates → Basic gates

④ NAND, NOR → Universal gates (Any logic gate can be realized)

Proof of (a)

1	2	3	4	5	6	7	8	9
A	B	C	ABC	\overline{ABC}	\overline{A}	\overline{B}	\overline{C}	$\overline{A+B+C}$
0	0	0	0	1	1	1	1	1
0	0	1	0	1	1	1	0	1
0	1	0	0	1	1	0	1	1
0	1	1	0	1	1	0	0	1
1	0	0	0	1	0	1	1	1
1	0	1	0	1	0	1	0	1
1	1	0	0	1	0	0	1	1
1	1	1	1	0	0	0	0	0

From 5th & 9th column. $\overline{ABC} = \overline{A+B+C}$ //

(b)


1	2	3	4	5	6	7	8	9
A	B	C	\overline{A}	\overline{B}	\overline{C}	$\overline{A \cdot B \cdot C}$	A+B+C	$\overline{A+B+C}$
0	0	0	1	1	1	1	0	1
0	0	1	1	1	0	0	1	0
0	1	0	1	0	1	0	1	0
0	1	1	1	0	0	0	1	0
1	0	0	0	1	1	0	1	0
1	0	1	0	1	0	0	1	0
1	1	0	0	0	1	0	1	0
1	1	1	0	0	0	0	1	0

From 7th & 9th column. $\overline{A+B+C} = \overline{A \cdot B \cdot C}$ //


Problem:

- 1) Realise the following gates using NAND gates
 (a) NOT gate (b) AND gate (c) OR gate (d) NOR gate
 (e) EX-OR gate (f) EX-NOR gate


Sol: (a) $Y = \overline{A} = \overline{A \cdot A}$ ($\because A \cdot A = A$)




ⓑ $Y = AB = \overline{\overline{AB}}$



ⓒ $Y = A+B = \overline{\overline{A+B}} = \overline{\overline{A} \cdot \overline{B}}$




ⓓ $Y = \overline{A+B} = \overline{A} \cdot \overline{B} = \overline{\overline{\overline{A} \cdot \overline{B}}}$



ⓔ $Y = \overline{A}B + A\overline{B} = \overline{\overline{\overline{A}B + A\overline{B}}} = \overline{\overline{A} \cdot \overline{B} \cdot \overline{A} \cdot \overline{B}}$ (Requires 5 NAND gates)


ⓕ $Y = \overline{\overline{A} \cdot \overline{B} + A \cdot B} = \overline{\overline{A} \cdot \overline{B}} \cdot \overline{A \cdot B}$ (Requires 6 NAND gates)



ⓖ $Y = \overline{\overline{A} \cdot \overline{B} + A \cdot B} = \overline{\overline{A} \cdot \overline{B}} \cdot \overline{A \cdot B} = \overline{\overline{A} \cdot \overline{B}} \cdot \overline{A \cdot B}$ (Requires 5 NAND gates)

ⓗ $Y = \overline{\overline{A} \cdot \overline{B} + A \cdot B} = \overline{\overline{A} \cdot \overline{B}} \cdot \overline{A \cdot B} = \overline{\overline{A} \cdot \overline{B}} \cdot \overline{A \cdot B}$ (Requires 6 NAND gates)


Note: EX-OR gate = EX-NOR gate & vice versa




2) Realize the following gates using NOR gates
 a) NOT b) AND c) OR d) NAND e) EX-OR f) EX-NOR

Ans:


a) $Y = \bar{A} = \overline{A+A}$ ($\because A+A=A$)




b) $Y = AB = \overline{\bar{A}\bar{B}} = \overline{\bar{A} + \bar{B}}$



c) $Y = A+B = \overline{\overline{A+B}}$




d) $Y = \overline{AB} = \overline{\bar{A} + \bar{B}} = \overline{\overline{\bar{A} + \bar{B}}}$



② $Y = \bar{A}B + A\bar{B} = \overline{\overline{\bar{A}B}} + \overline{\overline{A\bar{B}}} = \overline{\overline{A+B}} + \overline{\overline{A+B}} = \overline{\overline{A+B} + \overline{\overline{A+B}}}$


① $Y = \overline{\overline{\bar{A}B} + \overline{\overline{A\bar{B}}}} = \overline{\overline{\bar{A}B} + \overline{\overline{A\bar{B}}}} = \overline{\overline{A+B} + \overline{\overline{A+B}}}$ (6 gates required)

$Y = \overline{\overline{\bar{A}B} + \overline{\overline{A\bar{B}}}} = \overline{\overline{\bar{A}B} + \overline{\overline{A\bar{B}}}} = \overline{\overline{A+B} + \overline{\overline{A+B}}}$ (5 gates required)




③ $Y = \bar{A}\bar{B} + A\bar{B} = \overline{\overline{\bar{A}\bar{B}}} + \overline{\overline{A\bar{B}}} = \overline{\overline{A+B}} + \overline{\overline{A+B}} = \overline{\overline{A+B} + \overline{\overline{A+B}}}$ (6 gates required)

② $Y = \overline{\overline{\bar{A}\bar{B} + A\bar{B}}} = \overline{\overline{\bar{A}\bar{B} + A\bar{B}}} = \overline{\overline{A+B} + \overline{\overline{A+B}}} = \overline{\overline{A+B} + \overline{\overline{A+B}}}$ (5 gates required)




③ Redesign EX-OR & EX-NOR gates using basic gates.

Ans: EX-OR, $Y = \bar{A}B + A\bar{B}$ ① $\overline{\overline{A\bar{B} + \bar{A}B}}$



EX-NOR

$$Y = \overline{A} \overline{B} + AB \oplus \overline{\overline{A} \overline{B} + AB}$$



h) Construct the truth table for the following Boolean expressions.

Ⓐ $Y = \overline{AB} + \overline{A} + \overline{AB}$ Ⓑ $Y = \overline{\overline{AB} + AB}$ Ⓒ $Y = A(\overline{B+C})$

Rule: Ⓐ

A	B	\overline{A}	AB	\overline{AB}	X+Z+P	$Y = \overline{X+Z+P}$
0	0	1	0	1	1	0
0	1	1	0	1	1	0
1	0	0	0	1	1	0
1	1	0	1	0	1	0



Ⓑ $Y = \overline{\overline{AB} + AB} = \overline{AB} + AB$

A	B	AB	\overline{AB}	$Y = \overline{AB} + AB$
0	0	0	1	1
0	1	0	1	1
1	0	0	1	1
1	1	1	0	1

© $Y = A(\bar{B} + \bar{C})$

A	B	C	\bar{B}	\bar{C}	$\bar{B} + \bar{C}$	$A(\bar{B} + \bar{C})$
0	0	0	1	1	1	0
0	0	1	1	0	1	0
0	1	0	0	1	1	0
0	1	1	0	0	0	0
1	0	0	1	1	1	1
1	0	1	1	0	1	1
1	1	0	0	1	1	1
1	1	1	0	0	0	0

5) Write the Boolean expressions for the logic diagram shown below.




Sol:

① $A = (\bar{X} + Y) \bar{C}$

② $X = \bar{A}(\bar{B} + C) + ABC$

Q) Draw the output waveform of the logic circuit shown for the following input waveforms.




From the given logic circuit,

$$\begin{aligned} Y &= \overline{AB} + C \\ \Rightarrow Y &= \overline{A + B} + C \\ &= \overline{A} \cdot \overline{B} + C \\ &= A\overline{B}C \end{aligned}$$

A	B	C	AB	\overline{C}	$Y = A\overline{B}C$
0	0	0	0	1	0
0	0	1	0	0	0
0	1	0	0	1	0
0	1	1	0	0	0
1	0	0	0	1	0
1	0	1	0	0	0
1	1	0	1	1	1
1	1	1	1	0	0

From truth table, it is clear that output $Y = 1$ only when $A = 1, B = 1, C = 0$, otherwise output $(Y) = 0$



7) Prove the following Boolean expressions

- (a) $A + \bar{A}B = A + B$ (b) $\bar{A} + AB = \bar{A} + B$
 (c) $A + \bar{A}B + AB\bar{C} = A + B$ (d) $A + \bar{A}B + ABC + AC\bar{C} = A + B$
 (e) $\overline{AB + \bar{A}B + A} = 0$ (f) $AB + \bar{A} + \bar{A}B = 1$
 (g) $ABC + A\bar{B}C + AB\bar{C} = AB + AC$ (h) $\overline{\bar{A}B + \bar{A} + AB} = 0$
 (i) $AB + A + A\bar{B} = A$ (j) $\bar{X}\bar{Y}\bar{Z} + \bar{X}\bar{Y}Z + \bar{X}Y + X\bar{Y} = \bar{Y}$

Sol: Method I

(a) LHS = $A + \bar{A}B$

$$= A \cdot 1 + \bar{A}B$$

$$= A \cdot (1+B) + \bar{A}B \quad (\because 1+B=1)$$

$$= A + AB + \bar{A}B$$

$$= A + B(A + \bar{A}) \quad (\because A + \bar{A} = 1)$$

$$= A + B \cdot 1$$

$$= A + B = \text{RHS}$$

Method II (Method of Perfect induction)

(a)

	1	2	3	4	5	6
	A	B	\bar{A}	$\bar{A}B$	$A + \bar{A}B$	$A + B$
0	0	1	0	0	0	0
0	1	1	1	1	1	1
1	0	0	0	0	1	1
1	1	0	0	0	1	1

From 5th & 6th column,

$$\boxed{A + \bar{A}B = A + B} //$$

(b) LHS = $\bar{A} + AB = \bar{A}(1+B) + AB = \bar{A} + \bar{A}B + AB = \bar{A} + B(A + \bar{A})$
 $= \bar{A} + B$
 $= \text{RHS}$

(c) LHS = $A + \bar{A}B + AB\bar{C}$
 $= A(1 + B\bar{C}) + \bar{A}B$
 $= A + \bar{A}B \quad [\because 1 + B\bar{C} = 1]$
 $= A(1+B) + \bar{A}B \quad [1+B=1]$
 $= A + AB + \bar{A}B \quad [A + \bar{A} = 1]$
 $= A + B(A + \bar{A}) = A + B = \text{RHS}$

$$\begin{aligned}
 \textcircled{a} \text{ LHS} &= \underline{A + \bar{A}B + A\bar{B}C + A\bar{C}} \\
 &= A(1 + BC + \bar{C}) + \bar{A}B \quad (\because 1 + \text{Anything} = 1) \\
 &= A + \bar{A}B \\
 &= A + B \quad (\because A + \bar{A}B = A + B) \\
 &= \underline{\underline{\text{RHS}}}
 \end{aligned}$$

$$\begin{aligned}
 \textcircled{b} \text{ LHS} &= \overline{AB + \bar{A}B + A} \\
 &= \bar{A}\bar{B} \cdot \bar{A}\bar{B} \cdot \bar{A} \quad [\text{Demorgan's theorem } \overline{A+B+C} = \bar{A}\bar{B}\bar{C}] \\
 &= \bar{A}\bar{B} \cdot AB \cdot \bar{A} \\
 &= 0 \quad [\because A\bar{A} = 0 \text{ or } AB \cdot \bar{A}\bar{B} = 0] \\
 &= \text{RHS}
 \end{aligned}$$

$$\begin{aligned}
 \textcircled{c} \text{ LHS} &= AB + A + \bar{A}\bar{B} \\
 &= AB + \bar{A}\bar{B} + \bar{A} \\
 &= 1 + \bar{A} \quad [\because A + \bar{A} = 1 \text{ or } AB + \bar{A}\bar{B} = 1] \\
 &= 1 \quad [1 + \text{Anything} = 1] \\
 &= \underline{\underline{\text{RHS}}}
 \end{aligned}$$

$$\begin{aligned}
 \textcircled{d} \text{ LHS} &= \underline{ABC + A\bar{B}C + AB\bar{C}} \\
 &= AC(B + \bar{B}) + AB\bar{C} \\
 &= AC + AB\bar{C} \quad (\because B + \bar{B} = 1) \\
 &= A(C + \bar{C}B) \\
 &= A(C + B) \quad (\because C + \bar{C}B = C + B) \\
 &= AB + AC \\
 &= \underline{\underline{\text{RHS}}}
 \end{aligned}$$

$$\textcircled{b} \text{ LHS} = \overline{AB} + \overline{A} + AB = \overline{A} \cdot \overline{B} + \overline{A} + AB = \overline{A} \cdot \overline{B} + \overline{A} \cdot 1 + AB = \overline{A} \cdot \overline{B} + \overline{A} + AB = 0 = \text{RHS}$$

$$(\because AB \cdot \overline{AB} = 0)$$

$$\textcircled{c} \text{ LHS} = AB + A + AB = A(B + 1 + B) = A = \text{RHS}$$

$$[\because 1 + \text{Anything} = 1]$$

$$\textcircled{d} \text{ LHS} = \overline{X} \overline{Y} \overline{Z} + \overline{X} \overline{Y} Z + \overline{X} \overline{Y} + X \overline{Y}$$

$$= \overline{X} \overline{Y} \overline{Z} + \overline{X} \overline{Y} + X \overline{Y} \quad (\because A + A = A \text{ III}^{\text{rd}} \text{ } \overline{X} \overline{Y} \overline{Z} + \overline{X} \overline{Y} Z = \overline{X} \overline{Y})$$

$$= \overline{X} \overline{Y} (\overline{Z} + 1) + X \overline{Y}$$

$$= \overline{X} \overline{Y} + X \overline{Y} \quad (\because \overline{Z} + 1 = 1)$$

$$= \overline{Y} (\overline{X} + X) \quad (\because X + \overline{X} = 1)$$

$$= \overline{Y}$$

$$= \text{RHS}$$

8) Simplify (factorize) the following Boolean expressions

$$\textcircled{a} \overline{A}C + \overline{A}C \quad \textcircled{b} AB + \overline{A}C + \overline{B}C \quad \textcircled{c} (A + \overline{B}C)(A\overline{B} + C)$$

$$\textcircled{d} (\overline{A+B})(\overline{A+C})(\overline{B+C}) \quad \textcircled{e} AB + ABC + \overline{A}B + A\overline{B}C$$

$$\text{Sol} \textcircled{a} \text{ Let } Y = \overline{A}C + \overline{A}C = \overline{A}C + \overline{A} + \overline{C} = \overline{A}(C + 1) + \overline{C}$$

$$= \overline{A} + \overline{C} \textcircled{+} \overline{A}C$$

$$\textcircled{b} \text{ Let } Y = AB + \overline{A}C + \overline{B}C$$

$$= AB + C(\overline{A} + \overline{B})$$

$$= AB + C \overline{AB}$$

$$= \underline{AB + C} \quad \left[\begin{array}{l} \because A + \overline{A}C = A + C \\ \text{III}^{\text{rd}} \text{ } AB + \overline{A}B C = AB + C \end{array} \right]$$

⊙ $(A + \bar{B}C)(A\bar{B} + C)$

$$= A\bar{A}\bar{B} + AC + A\bar{B}\bar{B}C + \bar{B}CC$$

$$= A\bar{B} + AC + A\bar{B}C + \bar{B}C \quad \left[\begin{array}{l} \because AA = A \\ \bar{B}\bar{B} = \bar{B} \\ CC = C \end{array} \right]$$

$$= A\bar{B} + AC + \bar{B}C(A+1)$$

$$= A\bar{B} + \bar{B}C + CA \quad (\because A+1=1)$$

⊙ $(A+B)(\bar{A}+\bar{C})(\bar{B}+C)$

$$= (\bar{A} \cdot \bar{B})(\bar{A}\bar{B} + \bar{A}C + \bar{B}\bar{C} + C\bar{C})$$

$$= \bar{A}\bar{B}\bar{A}\bar{B} + \bar{A}\bar{A}\bar{B}C + \bar{A}\bar{B}\bar{B}\bar{C}$$

$$= \bar{A}\bar{B} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}$$

$$= \bar{A}\bar{B}(1 + C + \bar{C})$$

$$= \bar{A}\bar{B}$$

⊙ $AB + ABC + \bar{A}B + A\bar{B}C$

$$= AB(1+C) + \bar{A}B + A\bar{B}C$$

$$= AB + \bar{A}B + A\bar{B}C$$

$$= B(A + \bar{A}) + A\bar{B}C$$

$$= B + A\bar{B}C$$

$$= \underline{B + AC}$$

⊙ Simplify the following Boolean equations & draw the logic diagram

- ⊙ $Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C}$ ⊙ $\bar{X}\bar{Y}\bar{Z} + \bar{X}Y\bar{Z} + \bar{Y}\bar{Z} + XZ$
- ⊙ $ABC + A\bar{B}C + AB\bar{C} + \bar{A}BC$

Sol
⊙ Given $Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C}$

$$= \bar{A}\bar{B}\bar{C} + (\bar{A}B + A\bar{B})\bar{C}$$


$$= \bar{A}\bar{C}(\bar{B} + B) + A\bar{B}\bar{C}$$

$$= \bar{A}\bar{C} + A\bar{B}\bar{C}$$

$$= \bar{C}(\bar{A} + A\bar{B})$$

$$= \bar{C}(\bar{A} + \bar{B})$$

$$= \bar{C}\bar{A} + \bar{C}\bar{B}$$



⑧ Let $A = \bar{x}\bar{y}\bar{z} + \overline{xy\bar{z}} + \overline{y\bar{z}} + x\bar{z}$

$$= \bar{y}\bar{z}(\bar{x} + 1) + (\bar{x} + \bar{y})\bar{z} + x\bar{z}$$

$$= \bar{y}\bar{z} + \bar{x}\bar{z} + \bar{y}\bar{z} + x\bar{z}$$


$$= \bar{y}\bar{z} + \bar{x}\bar{z} + x\bar{z}$$

$$= \bar{y}\bar{z} + \bar{z}(\bar{x} + x)$$

$$= \bar{y}\bar{z} + \bar{z}$$

$$= \bar{z}(\bar{y} + 1)$$

$$= \bar{z} //$$



⑨ Let $X = ABC + A\bar{B}C + AB\bar{C} + \bar{A}BC$

$$= AC(B + \bar{B}) + AB\bar{C} + \bar{A}BC$$

$$= AC + AB\bar{C} + \bar{A}BC$$

$$= A(C + B\bar{C}) + \bar{A}BC$$


$$= A(C + B) + \bar{A}BC$$

$$= AC + AB + \bar{A}BC$$

$$= AC + B(A + \bar{A}C)$$

$$= AC + B(A + C)$$

$$= AC + BA + BC$$



⑩ Simplify & realize with only NAND gates the following Boolean expressions.

ⓐ $Y = (A + B + C)(A + B)$ ⓑ $Y = AB + ABC + AB\bar{C}$

ⓒ $(\bar{A} + \bar{B}C)(\bar{A} + B + \bar{C})(A + \bar{B})$

Sol ⓐ $Y = (A + B + C)(A + B)$

$$= AA + AB + BA + BB + CA + CB$$


$$= \underline{A} + \underline{A}\underline{B} + B + \underline{C}\underline{A} + \underline{C}B$$

$$= A(1 + \underline{B} + \underline{C}) + B(1 + \underline{C})$$

$$Y = A + B$$

Now $Y = A + B = \overline{\overline{A + B}} = \overline{\overline{A} \cdot \overline{B}}$

Realization



② Given $Y = AB + ABC + AB\bar{C}$


$$= AB(1 + \underline{C} + \underline{\bar{C}})$$

$$Y = AB$$

Realization

Now

$$Y = AB = \overline{\overline{AB}}$$



③ Let $X = (A + \underline{B}C)(\underline{A} + B + \underline{C})(A + \underline{B})$

$$= (A + \underline{B}C + \underline{A}B + \underline{A}B\underline{C} + B\underline{B}C + \underline{B}C\underline{C})(A + \underline{B})$$

$$= (AB + A\underline{C} + \underline{A}B\underline{C})(A + \underline{B})$$

$$= AAB + A\underline{B}B + A\underline{A}C + A\underline{B}C + \underline{A}A\underline{B}C + \underline{A}B\underline{B}C$$

$$= AB + A\underline{C} + \underline{A}B\underline{C} + \underline{A}B\underline{C}$$

$$= AB + A\underline{C}(1 + \underline{B}) + \underline{A}B\underline{C}$$


$$X = AB + A\underline{C} + \underline{A}B\underline{C}$$

Now

$$X = AB + A\underline{C} + \underline{A}B\underline{C} = \overline{\overline{AB + A\underline{C} + \underline{A}B\underline{C}}}$$

$$X = \overline{AB} \cdot \overline{AC} \cdot \overline{ABC}$$

Realization



11) Simplify & implement the following expressions using only NOR gates

a) $Y = \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} D + A \overline{B} \overline{C} \overline{D} + A \overline{B} C D$

b) $Y = \overline{(A + \overline{B} + C)(\overline{A} + B + C)(A + B)}$

c) $X = \overline{A} B C + A \overline{B} C + A B C$

Sol


a) $Y = \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} D + A \overline{B} \overline{C} \overline{D} + A \overline{B} C D$

$$= \overline{B} \overline{C} (\overline{A} \overline{D} + \overline{A} D + A \overline{D} + A D)$$

$$= \overline{B} \overline{C} [\overline{A}(\overline{D} + D) + A(\overline{D} + D)]$$

$$= \overline{B} \overline{C} (\overline{A} + A)$$

$$Y = \overline{B} \overline{C}$$




Now $Y = \overline{B} \overline{C} = \overline{B + C}$

$$\begin{aligned}
 \textcircled{b} \quad Y &= (A + \bar{B} + C)(\bar{A} + B + C)(A + D) \\
 &= (\overline{A\bar{A}} + AB + AC + \bar{A}\bar{B} + B\bar{B} + \bar{B}C + \bar{A}C + BC + CC)(A + D) \\
 &= (\overline{A\bar{A}} + AB + AC + \bar{A}\bar{B} + \bar{B}C + \bar{A}C + BC + C)(A + D) \\
 &= (\overline{A\bar{A}} + \bar{A}\bar{B} + C(A + \bar{B} + \bar{A} + B + 1))(A + D) \\
 &= (\overline{A\bar{A}} + \bar{A}\bar{B} + C)(A + D) \\
 &= \overline{A\bar{A}} + AB + AC + \bar{A}\bar{B} + \bar{A}B\bar{C} + \bar{A}B\bar{C} + CA + CB \\
 &= \overline{A\bar{A}} + AB + AC + CB
 \end{aligned}$$

$$Y = \overline{A\bar{A}} + AB + AC + CB$$

$$\begin{aligned}
 \text{Now} \quad Y &= \overline{\overline{A\bar{A}}} + \overline{\overline{AB}} + \overline{\overline{AC}} + \overline{\overline{CB}} \\
 &= \overline{\overline{A} + \overline{\bar{A}}} + \overline{\overline{B} + \overline{A}} + \overline{\overline{C} + \overline{A}}
 \end{aligned}$$

Realization




$$\begin{aligned}
 \textcircled{c} \quad Y &= \bar{A}BC + A\bar{B}C + ABC \\
 &= \bar{A}BC + AC(\bar{B} + B) \\
 &= \bar{A}BC + AC \\
 &= C(\bar{A}B + A) = C(A + B) \text{ @ } CA + CB //
 \end{aligned}$$

No. 1 $V = \overline{\overline{C(A+B)}}$
 $= \overline{C + A+B}$
 (3 NOR gate required)

No. 2 $Y = \overline{\overline{CA} + \overline{CB}}$
 $= \overline{C+A} + \overline{C+B}$
 (7 NOR gate required)

Realization



* Half adder:

Definition: A Logic circuit which adds two binary variables (two bits), yields a carry but does not accept carry from another circuit (adder) is called a half adder.

Block diagram



Fig 1

Truth table

The truth table of a half-adder with inputs A and B and outputs Sum 'S' & Carry 'C' is shown in fig 2

input		output	
A	B	Sum S	Carry C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Fig 2

Boolean expressions for Sum & Carry



Sum is 1 when A=1, B=0
 & when A=0, B=1

$S = \overline{A}B + A\overline{B}$
 $S = A \oplus B$

Carry is 1 when A=B=1

$C = AB$

Implementation:



Limitation:

Addition of three bits cannot be done.

* Full adder:

Definition: A Logic circuit which adds two binary numbers (two bits), accept a carry and yield a carry it called Full adder

Block diagram



Fig 1

Truthtable

The truthtable of a Full adder with inputs A, B, & Cin and outputs Sum 'S' & Carry 'Cout' is shown in fig 2

← inputs →			← outputs →	
A	B	C _{in}	SUM S	Carry Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Boolean expressions for Sum (S) & Carry (Cout)

Sum is 1 when $A=0, B=0, C_{in}=1$, $A=0, B=1, C_{in}=0$, $A=1, B=0, C_{in}=0$ & $A=B=C_{in}=1$

$$\therefore S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$

$$= (\bar{A}\bar{B} + AB)C_{in} + (\bar{A}B + A\bar{B})\bar{C}_{in} \quad \text{--- (1)}$$

Let $X = \bar{A}B + A\bar{B} \Rightarrow \bar{X} = \bar{A}\bar{B} + AB$ [$X = A \oplus B$]

Using (2) & (3) in (1), we get

$$S = \bar{X}C_{in} + X\bar{C}_{in}$$

$$S = X \oplus C_{in}$$

$$\Rightarrow \boxed{S = A \oplus B \oplus C_{in}} // \quad \text{--- (1)}$$


carry is 1 when $A=0, B=1, C_{in}=1, A=1, B=0, C_{in}=1,$
 $A=1, B=1, C_{in}=0$ & $A=B=C_{in}=1$

$$\therefore C_{out} = \bar{A}BC_{in} + A\bar{B}C_{in} + AB\bar{C}_{in} + ABC_{in}$$

$$C_{out} = (AB + AB)C_{in} + AB(\bar{C}_{in} + C_{in})$$

$$\boxed{C_{out} = (A \oplus B)C_{in} + AB} \quad \text{--- (2)}$$

Implementation:




Advantage:

Addition of three bits can be done

* Implementation of Full adder using half-adder

① Implementation of Full adder using half-adder & NOR gate

Implementation of Full adder using half adder is shown below (Block diagram)



For half adder 1

Full adder

Sum, $S_1 = A \oplus B$ - ③

Carry, $C_1 = AB$ - ④

For half adder 2:


(From ③ & ④)

Sum, $S = S_1 \oplus C_{in} = A \oplus B \oplus C_{in}$ - ⑤ [Same as ①]

Carry, $C_2 = S_1 C_{in} = (A \oplus B) C_{in}$ - ⑥ (From ③ & ④)

OR gate output

Carry out $C_{out} = C_2 + C_1 = (A \oplus B) C_{in} + AB$ [Same as ②]



Logic diagram of a full adder

* Properties of Logic Gates & Characteristics

- ① Noise Margin
- ② Fan-in
- ③ Fan-out
- ④ Propagation delay
- ⑤ Power dissipation.

Faint handwritten text, possibly bleed-through from the reverse side of the page.

① For each element x in a Boolean algebra

Ⓐ $x+1=1$ Ⓑ $x \cdot 0=0$

Rule: Ⓐ

$$\begin{aligned}
\text{LHS} &= x+1 \\
&= 1 \cdot (x+1) \\
&= (x+\bar{x})(x+1) \\
&= x+(\bar{x} \cdot 1) \\
&= x+\bar{x} \\
&= 1 \\
&= \underline{\underline{\text{RHS}}}
\end{aligned}$$

Ⓑ

$$\begin{aligned}
\text{LHS} &= x \cdot 0 \\
&= 0+(x \cdot 0) \\
&= (x \cdot \bar{x})+(x \cdot 0) \\
&= x \cdot (\bar{x}+0) \\
&= x \cdot \bar{x} \\
&= 0 \\
&= \underline{\underline{\text{RHS}}}
\end{aligned}$$

② For each element x in a Boolean algebra

Ⓐ $x+x=x$ Ⓑ $x \bar{x}=0$ Ⓒ $\overline{\overline{x}}=x$

Rule:

$$\begin{aligned}
\text{Ⓐ LHS} &= x+x \\
&= (x+x) \cdot 1 \\
&= (x+x) \cdot (x+\bar{x}) \\
&= x+x\bar{x} \\
&= x+0 \\
&= x \\
&= \underline{\underline{\text{RHS}}}
\end{aligned}$$

$$\begin{aligned}
\text{Ⓑ LHS} &= x \bar{x} \\
&= x \bar{x} + 0 \\
&= x \bar{x} + (x \cdot \bar{x}) \\
&= x \cdot (\bar{x} + \bar{x}) \\
&= x \cdot 1 \\
&= x \\
&= \underline{\underline{\text{RHS}}}
\end{aligned}$$

$$\begin{aligned}
\text{Ⓒ LHS} &= \overline{\overline{x}} \\
&= \overline{x+0} \\
&= \overline{x+x\bar{x}} \\
&= [\overline{x+x}] [\overline{x+\bar{x}}] \\
&= (\overline{x+\bar{x}}) (\overline{\bar{x}+\bar{x}}) \\
&= (\overline{x+\bar{x}}) \cdot 1
\end{aligned}$$

$$\begin{aligned}
&\rightarrow (\overline{x+\bar{x}}) (\overline{x+\bar{x}}) \\
&= \overline{x+\bar{x} \cdot \bar{x}} \\
&= \overline{x+0} \\
&= \overline{x} \\
&= \underline{\underline{\text{RHS}}}
\end{aligned}$$

3) For each pair of elements x and y in a Boolean algebra. (a) $x + xy = x$ (b) $x(x+y) = x$

Sol:

(a) $x + xy = x \cdot 1 + xy$	(b) LHS = $x(x+y)$
$= x(1+y)$	$= x \cdot x + x \cdot y$
$= x \cdot 1$	$= x + xy$
$= x$	$= x(1+y)$
<u>$= RHS$</u>	$= x \cdot 1$
	$= x$
	<u>$= RHS$</u>

4) For each pair of elements x and y in a Boolean algebra

(a) $x + \bar{x}y = x + y$ (b) $x(\bar{x} + y) = xy$

Sol:

(a) LHS = $x + \bar{x}y$	(b) LHS = $x(\bar{x} + y)$
$= (x + \bar{x})(x + y)$	$= x \cdot \bar{x} + xy$
$= 1 \cdot (x + y)$	$= 0 + xy$
$= x + y$	$= xy$
<u>$= RHS$</u>	$= RHS$

5) For every x, y, z in a Boolean algebra

(a) $x + (y + z) = (x + y) + z$ (b) $x(yz) = (xy)z$

Sol:

Let $A = x + (y + z)$ & $B = (x + y) + z$.

Now $x A = x A$	& $x B = x B$
$= x [x + (y + z)]$	$= x [(x + y) + z]$
$= x$	$= x(x + y) + xz$
	$= x + xz$
	$= x$

$$\therefore xA = xB = x \quad \text{--- (8)}$$

$$\text{Now } \bar{x}A = \bar{x}A$$

$$\begin{aligned} &= \bar{x}[x+(y+z)] \\ &= \bar{x}x + \bar{x}(y+z) \\ &= x\bar{x} + \bar{x}(y+z) \\ &= 0 + \bar{x}(y+z) \\ &= \bar{x}(y+z) \end{aligned}$$

$$\bar{x}B = \bar{x}B$$

$$\begin{aligned} &= \bar{x}[(x+y)+z] \\ &= \bar{x}(x+y) + \bar{x}z \\ &= (\bar{x}x + \bar{x}y) + \bar{x}z \\ &= (x\bar{x} + \bar{x}y) + \bar{x}z \\ &= (0 + \bar{x}y) + \bar{x}z \\ &= \bar{x}y + \bar{x}z \\ &= \bar{x}(y+z) \end{aligned}$$

$$\therefore \bar{x}A = \bar{x}B = \bar{x}(y+z) \quad \text{--- (9)}$$

$$\text{Now, } xA + \bar{x}A = xA + \bar{x}A$$

$$xA + \bar{x}A = xB + \bar{x}B \quad [\text{using (8)}]$$

$$Ax + A\bar{x} = Bx + B\bar{x} \quad \text{--- (10)}$$

$$A(x + \bar{x}) = B(x + \bar{x})$$

$$A \cdot 1 = B \cdot 1$$

$$A = B$$

$$\Rightarrow \boxed{x+(y+z) = (x+y)+z} //$$

6 For each pair of elements x and y in a Boolean Algebra

$$\text{(a) } \overline{x+y} = \bar{x}\bar{y} \quad \text{(b) } \overline{\bar{x}\bar{y}} = \bar{x} + \bar{y}$$

Sol: Let For every x in a Boolean algebra there is a unique \bar{x} such that $x + \bar{x} = 1$ and $x\bar{x} = 0$

(a) It is sufficient to s.t $\bar{x}\bar{y}$ is the complement of $x+y$. i.e. $(x+y) + (\bar{x}\bar{y}) = 1$ & $(x+y)(\bar{x}\bar{y}) = 0$

$$\text{Now } (x+y) + (\bar{x}\bar{y}) = [(x+y) + \bar{x}] [(x+y) + \bar{y}]$$

$$= [(y+x) + \bar{x}] [(x+y) + \bar{y}]$$

$$= [y + (x + \bar{x})] [x + (y + \bar{y})]$$

$$= (y+1)(x+1)$$

$$= 1 \cdot 1$$

$$= 1$$

Also, $(x+y)(\bar{x}\bar{y}) = (\bar{x}\bar{y})(x+y)$

$$= (\bar{x}\bar{y})x + (\bar{x}\bar{y})y$$

$$= (\bar{y}\bar{x})x + (\bar{x}\bar{y})y$$

$$= \bar{y}(x\bar{x}) + \bar{x}(y\bar{y})$$

$$= \bar{y} \cdot 0 + \bar{x} \cdot 0$$

$$= 0 + 0$$

$$= 0$$

⑤

7) Apply Demorgan's theorem to each expression.

- a) $\overline{(A+B)+C}$
- b) $\overline{(\overline{A+B})+CD}$
- c) $\overline{(A+B)\overline{C}\overline{D}+E+F}$

Sol:

a) $\overline{(A+B)+C} = \overline{(A+B)} \cdot \overline{C} = (\overline{A+B})\overline{C}$


b) $\overline{(\overline{A+B})+CD} = \overline{(\overline{A+B})} \cdot \overline{CD} = (A+B)\overline{CD}$

c) $\overline{(A+B)\overline{C}\overline{D}+E+F} = \overline{(A+B)\overline{C}\overline{D}} \cdot \overline{E} \cdot \overline{F}$
 $= \overline{(\overline{A+B})+\overline{C}+\overline{D}} \cdot \overline{E} \cdot \overline{F}$
 $= \underline{\underline{(\overline{A}\overline{B}+C+D)\overline{E}\overline{F}}}$


8) Write a switching circuit for the following Boolean expressions
 a) $X = ABC + D + E$ b) $Y = (A+B)C$

Sol:

a) $X = ABC + D + E$



b) $Y = (A+B)C$



9) Find the complement of the following Boolean functions

- a) $X = A(B+C)$
- b) $Y = (A+B)(C+D)$


Sol:

a) $\overline{X} = \overline{A(B+C)}$ b) Let $Y = (A+B)(C+D)$

$\Rightarrow \overline{X} = \overline{A} + \overline{B+C}$
 $= \overline{A} + \overline{B} \cdot \overline{C}$

$\Rightarrow \overline{Y} = \overline{(A+B)(C+D)}$
 $\overline{Y} = \overline{A+B} + \overline{C+D}$
 $= \overline{A} \cdot \overline{B} + \overline{C} \cdot \overline{D}$

10) Realize the Boolean expression $Y = \bar{A}B + A\bar{C} + \bar{B}C$



11) Implement the function using the truth table. Show below, using minimum number of gates.


Input			Output
A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Sol: From the truth table, the output Y is 1 when
 $A=0, B=0, C=0$, $A=1, B=0, C=0$, $A=B=1, C=0$ &
 $A=B=C=1$

$$\therefore Y = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + AB\bar{C} + ABC$$

$$= (\bar{A} + A)\bar{B}\bar{C} + AB(\bar{C} + C)$$

$$= \underline{\underline{\bar{B}\bar{C} + AB}}$$



2) Show that the bubbled AND gate is same as NOR gate:

Rule: Bubbled AND is shown in fig ① | NOR gate is shown in fig ②





Fig ①

Output $Y = \overline{A \cdot B}$ - ①

Output $Y = \overline{A+B}$
 $Y = \overline{A \cdot B}$ - ②

From ① & ②, we can conclude that the bubbled AND gate is same as NOR gate

(∵ From De Morgan's Law $\overline{A+B} = \overline{A \cdot B}$)

3) Write the dual of following expressions

- ① $A+1=1$ ② $A \cdot 1=A$ ③ $A+BC=(A+B)+(A+C)$

Rule:

① Given $A+1=1$
Dual of $A+1=1$ is $A \cdot 0=0$

② Given $A \cdot 1=A$
Dual of $A \cdot 1=A$ is $A+0=A$


③ Given $A+BC=(A+B)+(A+C)$
Dual of $A+BC=(A+B)+(A+C)$ is $A(B+C)=(A+B)(A+C)$

Hint: ① Replace AND to OR & OR to AND
(• to +) (+ to •)

② Replace 1 to 0 & 0 to 1


4) Draw AND-OR-Invert (AOI) circuit & write the output expression

Rule: $Y = \overline{AB+CD}$



15) EXPLAIN inhibit & Enable operation for
 (a) Two input AND gate (b) Two input AND gate with strobe

Rule:




Output is,

$$Y = A \bar{B}$$

If $B=0$, $Y=1$ (Enable)
 $\therefore A=1$

If $S=1$, $Y=0$, (Inhibit)




Output, $Y = AB\bar{S}$

If $A=1, B=1, S=0$, then $Y=1$,
 then gate is enabled.

If $A=1 @ 0, B=1 @ 0, S=1$,
 the output $Y=0$, then the gate
 is inhibited.

16) Prove the following equalities.



Rule: Let A, B be inputs, Y be output

(a) $Y = A+B = \overline{\bar{A}\bar{B}} = \overline{\bar{A}} + \overline{\bar{B}} = A+B$

(b) $Y = AB = \overline{\bar{A} + \bar{B}} = \overline{\bar{A}} \cdot \overline{\bar{B}} = AB$

(c) $Y = \overline{A+B} = \bar{A} \cdot \bar{B}$

(d) $Y = \overline{A \cdot B} = \bar{A} + \bar{B}$

DeMorgan's theorem

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

17) SIMPLIFY the following

(a) $XY + X'Z + YZ$ (b) $(A+B)(A+C+D)(A+\bar{C}+D)(B+\bar{C})$

(c) $\overline{A(B+\bar{C})}(A+\bar{B}+C)(\overline{A\bar{B}\bar{C}})$ (d) $(B+\bar{C})(\bar{B}+C)(\bar{A}+B+\bar{C})$

Sol:

$$\begin{aligned}
 \textcircled{a} \text{ Let } A &= XY + X'Z + YZ \quad (\text{Here } X' = \bar{X}) \\
 &= XY + X'Z + YZ(X + X') \quad (\because X + X' = 1) \\
 &= \underline{XY} + X'Z + \underline{XYZ} + X'YZ \\
 &= XY(1 + \cancel{Z}) + X'Z(1 + \cancel{Y}) \\
 &= XY + X'Z
 \end{aligned}$$

$$\begin{aligned}
 \textcircled{b} \text{ Let } X &= \overline{\bar{A}(B + \bar{C})} \cdot (A + \bar{B} + C) \cdot \overline{\bar{A}\bar{B}\bar{C}} \\
 &= (\bar{A}) + (\overline{B + \bar{C}}) \cdot (A + \bar{B} + C) \cdot (\bar{A} + \bar{B} + \bar{C}) \\
 &= (A + \bar{B} \cdot \bar{C}) \cdot (A + \bar{B} + C) \cdot (A + B + C) \\
 &= (A + \bar{B}C) \cdot (A + \bar{B} + C) \cdot (A + B + C) \\
 &= (AA + A\bar{B} + AC + A\bar{B}C + \bar{B}\bar{B}C + \bar{B}CC) \cdot (A + B + C) \\
 &= (A + A\bar{B} + AC + A\bar{B}C + \bar{B}C + \bar{B}C) \cdot (A + B + C) \\
 &= (A(1 + \bar{B} + C + \bar{B}C) + \bar{B}C) \cdot (A + B + C) \\
 &= (A + \bar{B}C) \cdot (A + B + C) \\
 &= AA + AB + AC + A\bar{B}C + \bar{B}\bar{B}C + \bar{B}CC \\
 &= A + AB + AC + A\bar{B}C + \bar{B}C \\
 &= A(1 + B + \cancel{C} + \bar{B}C) + \bar{B}C \\
 &= \underline{A + \bar{B}C}
 \end{aligned}$$

$$\begin{aligned}
 \textcircled{c} \text{ Let } Y &= (A + B)(A + C + \bar{D})(A + \bar{C} + D)(B + \bar{C}) \\
 &= (AA + AC + A\bar{D} + AB + BC + B\bar{D}) \quad [AA = A] \\
 &\quad (AB + A\bar{C} + B\bar{C} + \bar{C}\bar{C} + BD + \bar{C}D) \quad [\bar{C}\bar{C} = \bar{C}] \\
 &= (A + AC + A\bar{D} + AB + BC + B\bar{D})(AB + A\bar{C} + B\bar{C} + \bar{C} \\
 &\quad + BD + \bar{C}D)
 \end{aligned}$$

$$\begin{aligned}
&= [A(1+C+\bar{D}+B) + BC + B\bar{D}] [AB + \bar{C}(A+B) + D + BD] \\
&= [A + BC + B\bar{D}] [AB + \bar{C} + BD] \\
&= AAB + A\bar{C} + ABD + ABBC + B\bar{C} + B\bar{C}D + \\
&\quad ABB\bar{D} + B\bar{C}\bar{D} + BBD \\
&= \underbrace{AB} + A\bar{C} + \underbrace{ABD} + \underbrace{ABC} + BCD + \underbrace{AB\bar{D}} + B\bar{C}\bar{D} \\
&= [AB(1+D) + \bar{C} + BCD + B\bar{C}\bar{D}] \\
&= AB + A\bar{C} + BCD + B\bar{C}\bar{D} \\
&= A(B + \bar{C}) + B(CD + \bar{C}\bar{D})
\end{aligned}$$

Q. 14

$$Y = (B + \bar{C})(\bar{B} + C)(\bar{A} + B + \bar{C})$$

$$= (\bar{B} + BC + \bar{B}\bar{C} + \bar{C}) (\bar{A} \cdot \bar{B} \cdot \bar{C})$$

$$= (\bar{B}C + \bar{B}\bar{C})(\bar{A}\bar{B}\bar{C})$$

$$= \bar{A}\bar{B}\bar{C}C + \bar{A}\bar{B}\bar{B}\bar{C}$$

$$= \bar{0}$$

$$= \bar{1}$$

$$\begin{aligned}
\text{Q. 15 } Y &= (B + \bar{C})(\bar{B} + C)(\bar{A} + B + \bar{C}) \\
&= (\bar{B} + \bar{C}) + (\bar{B} + C) + (\bar{A} + B + \bar{C}) \\
&= (\bar{B} \cdot C) + (B \cdot \bar{C}) + (\bar{A} + B + \bar{C}) \\
&= \bar{B}C + B\bar{C} + \bar{A} + B + \bar{C} \\
&= \bar{B}C + B(\bar{C} + 1) + \bar{A} + \bar{C} \\
&= \bar{B}C + B + \bar{A} + \bar{C} \\
&= B + C + \bar{A} + \bar{C} = B + \bar{A} + \bar{C} + C \\
&= B + \bar{A} + 1 \\
&= 1
\end{aligned}$$

Syllabus: Introduction to Flip-Flops, NAND Gate Latch/ NOR Gate Latch, RS Flip-Flop, Gated Flip-Flops: Clocked RS Flip-Flop.



* Introduction:

Latch: Latch is a bistable element, whose output changes when its input changes.

Flip-Flop: Flip-Flop is a bistable element, whose output changes only either at the rising or falling edge of the enable signal (clock signal)

Note:

① Comparison of Latch & Flip-Flop:

Latch	Flip-Flop (Bistable Multivibrator)
<p>① Latch is a bistable element, whose output changes when its input changes</p> <p>(Sometime clock signal may be present)</p> <p>② It doesnot require any external timing signal (Asynchronous device)</p> <p>③ Output changes when its input changes</p> <p>④ Symbol of Latch is shown in fig ①</p>  <p>Active high input S-R Latch (Fig ①)</p>	<p>① Flip-Flop is a bistable element, whose output changes only either at the rising or falling edge of the enable signal (Clock signal)</p> <p>② It require a special timing signal called the clock (Synchronous device)</p> <p>③ Its content (Output) remains constant even if the input changes</p> <p>④ Symbol of Flip-Flop is shown in fig ②</p>  <p>Positive edge triggered SR FF (Fig ②)</p>

- ⑤ The input lines are continuously being interrogated
- ⑥ It is the basic element for storing information (can store one bit of information)

- ⑤ Inputs are normally sampled & not interrogated continuously.
- ⑥ It is the basic element for storing information (can store one bit of information)

② IEEE Logic Symbols & Traditional Logic-gate Symbols

Logic function	Traditional Logic Symbol	IEEE Logic Symbol
AND		
OR		
NOT		
NAND		
NOR		
XOR		
XNOR		

Table ③

③ Two Categories of Flip-Flops:

① Edge-Triggered Flip-Flops



The term edge-triggered means that the flip-flop changes state either at the positive edge (rising edge)

(iii) at the negative edge (falling edge) of the clock pulse Q is sensitive to its inputs only at this transition of the clock.

Three basic types of edge-triggered flip-flops:

- (i) S-R
- (ii) D
- (iii) J-K

The logic symbol is shown in fig (4)



(a) Positive edge-triggered

(b) Negative edge-triggered

Fig (4): Edge-triggered flip-flop

(b) Pulse-Triggered (Master-Slave) Flip-Flop

The term pulse-triggered means that data are entered into the flip-flop on the leading edge of the clock pulse, but the output does not reflect the input state until the trailing edge of the clock pulse. The inputs must be set up prior to the clock pulse's leading edge, but the output is postponed until the trailing edge of the clock.

Three basic types of pulse-triggered flip-flops:

- (i) S-R
- (ii) D
- (iii) J-K

The logic symbol is shown in fig (5)




Fig (5): Pulse-triggered (master slave) flip-flop

* SR Latch @ RS Latch

The simplest type of Latch is SR Latch, It has 2 inputs, namely SET (S) & RESET (R), and 2 outputs Q and \bar{Q} .

The SR Latch can be implemented using NAND gates
 (i) NOR gates

* (a) NAND Gate Latch @ SR Latch using NAND gates @

RS Latch using NAND gates:

The NAND gate based SR Latch is shown in fig 6(a). It consists of cross connected NAND gates.






Fig 6(a): circuit diagram

Fig 6(b)

Fig 6(c)

The logic symbol of SR Latch is shown in fig 6(b).

The IEEE symbol of SR Latch is shown in fig 6(c).

Operation:

Case 1: $\bar{S}=1, \bar{R}=1$

(a) Let $Q=1$ ($\bar{Q}=0$): The inputs to the gate 1 are $\bar{S}=1$ & $\bar{Q}=0$, so its output is $Q=1$ (No change)

The inputs to the gate 2 are $\bar{R}=1$ & $Q=1$, so its output is $\bar{Q}=0$ (No change)

(b) Let $Q=0$ ($\bar{Q}=1$): The inputs to the gate 1 are $\bar{S}=1$ & $\bar{Q}=1$, so its output is $Q=0$ (No change)

The inputs to the gate 2 are $\bar{R}=1$ & $Q=0$, so its

Output is $\bar{Q} = 1$ (No change)

\therefore When $\bar{R} = 1, \bar{S} = 1$, the output remains in the previous state (Last state) @ Output doesn't change.

Case 2: $\bar{S} = 0, \bar{R} = 1$

ⓐ Let $Q = 1$ ($\bar{Q} = 0$): The inputs to the gate 1 are $\bar{S} = 0$ & $\bar{Q} = 0$, so its output is $Q = 1$.

The inputs to the gate 2 are $\bar{R} = 1$ & $Q = 1$, so its output is $\bar{Q} = 0$.

The input to gate 1 is $\bar{S} = 0$, so its output is $Q = 1$. Now inputs to the gate-2 are $\bar{R} = 1$ & $Q = 1$, so its output is $\bar{Q} = 0$.

ⓑ Let $Q = 0$ ($\bar{Q} = 1$): The inputs to the gate 1 are $\bar{S} = 0$ & $\bar{Q} = 1$, so its output is $Q = 1$.

The inputs to the gate 2 are $\bar{R} = 1$ & $Q = 1$, so its output is $\bar{Q} = 0$.

\therefore When $\bar{S} = 0, \bar{R} = 1$, the output is Set ($Q = 1$)

Case 3: $\bar{S} = 1, \bar{R} = 0$

The input to gate 2 is $\bar{R} = 0$, so its output is $\bar{Q} = 1$. Now inputs to the gate-1 are $\bar{S} = 1$ & $\bar{Q} = 1$, so its output is $Q = 0$.

\therefore When $\bar{S} = 1, \bar{R} = 0$, the output is Reset ($Q = 0$)

Case 4: $\bar{S} = 0, \bar{R} = 0$

When $\bar{S} = 0, \bar{R} = 0$, both the outputs Q & \bar{Q} try to become 1, which is not possible.

The condition $\bar{S} = \bar{R} = 0$ is avoided because it results in an invalid mode of operation (Forbidden state) [Major drawback]

of any SET-RESET type of Latch]

The truth table of NAND-gate Latch is shown in fig 6(a)

Input		Output		Comments
\bar{S}	\bar{R}	Q	\bar{Q}	
1	1	NC	NC	No change. Latch remains in previous state
0	1	1	0	Latch SETS
1	0	0	1	Latch RESETS
0	0	1	1	Invalid condition

Fig 6(a)

6) NOR Gate Latch (a) SR Latch using NOR gates (a) RS

Latch using NOR gates:

The NOR gate based SR Latch is shown in fig 7(a)

It consists of cross connected NOR gates.





Fig 7(a): circuit diagram

Fig 7(b)

The logic symbol of SR Latch is shown in fig 7(b)

Operation:

Case 1: R=0, S=0

(a) Let $Q=1$ ($\bar{Q}=0$): The inputs to the gate 1 are $R=0$ & $\bar{Q}=0$, So its output is $Q=1$ (No change)

The inputs to the gate 2 are $S=0$ & $Q=1$, So its output

if $\bar{Q}=0$ (No Change)

① Let $Q=0$ ($\bar{Q}=1$): The inputs to the gate 1 are $R=0$ & $\bar{Q}=1$, So its output is $Q=0$ (No change)

The inputs to the gate 2 are $S=0$ & $Q=0$, So its output is $\bar{Q}=1$ (No change)

∴ When $R=S=0$, the output remains in the previous state.

Case 2: $R=0, S=1$

The input to gate 2 is $S=1$, So its output is $\bar{Q}=0$.
Now inputs to gate 1 are $R=0$ & $\bar{Q}=0$, So its output is $Q=1$.

∴ When $R=0, S=1$, the output is Set ($Q=1$)

Case 3: $R=1, S=0$

The input to gate 1 is $R=1$, So its output is $Q=0$.
Now inputs to gate 2 are $S=0$ & $Q=0$, So its output is $\bar{Q}=1$.

∴ When $R=1, S=0$, the output is Reset ($Q=0$)

Case 4: $R=1, S=1$

When $R=S=1$, both the outputs Q & \bar{Q} try to become 0, which is not possible.

The condition $R=S=1$, is avoided because it results in an invalid mode of operation (Forbidden State).


The truth table of NOR gate Latch is shown in fig 70

Inputx		Outputx		Comments
R	S	Q	\bar{Q}	
0	0	NC	NC	No change. Latch remains in Previous State
0	1	1	0	Latch SETS
1	0	0	1	Latch RESETS
1	1	0	0	Invalid Condition

Fig 7©

Note:

- ① The outputs Q/\bar{Q} can also be denoted by X/\bar{X} @ A/\bar{A}
 - ② Q is Normal FF output, \bar{Q} is inverted FF output.
 - ③ $Q=1, \bar{Q}=0 \rightarrow$ SET State @ 1 State @ High State.
 - ④ $Q=0, \bar{Q}=1 \rightarrow$ LOW State @ 0 State @ CLEAR @ RESET State
 - ⑤ In NAND gate SR Latch, instead of \bar{S} & \bar{R} (inputs), S & R can be used. Similarly in NOR gate SR Latch, instead of S & R , \bar{S} & \bar{R} can be used.
 - ⑥ Sometimes NAND gate based SR Latch is called as \bar{S} \bar{R} Latch (because inputs are \bar{S} & \bar{R})
 - ⑦ RS Flip-Flop @ RS Flip-flop Latch @ NAND Gate SR Latch
- Fig 8 shows RS Flip-Flop (alternative way of NAND Gate SR Latch implementation)
- EXPLANATION is same as NAND Gate SR Latch (Page 4)
- CASE 1: $\bar{S}=1, \bar{R}=1 \Rightarrow S=0, R=0$



Ⓐ Circuit diagram of RS flip-flop latch

Ⓑ Logic Symbol

Inputs		Outputs		Comments
S	R	Q	\bar{Q}	
0	0	NC	NC	Last State @ No change @ Previous state
1	0	1	0	SET
0	1	0	1	RESET
1	1	1	1	Invalid condition (Forbidden)

Ⓒ Truth table

Fig 8 : RS-Flip-flop

Case 2: $\bar{S}=0, \bar{R}=1 \Rightarrow S=1, R=0$

Case 3: $\bar{S}=1, \bar{R}=0 \Rightarrow S=0, R=1$

Case 4: $\bar{S}=0, \bar{R}=0 \Rightarrow S=1, R=1$

Gates ③ & ④ can be replaced by NOT gate or NOR gate.



Gated Flip-flop (Clocked RS Flip-flop) (Enable RS FF)

Clocked RS Flip-flop using NAND gates

The Clocked RS NAND gate flip-flop is shown in fig 9(a)




Fig 9(a): circuit diagram




Fig 9(b): Logic Symbol

The logic symbol of Clocked RS NAND gate flip-flop is shown in fig 9(b).

Operation:

• Clock is Low (CLK = 0):

When the clock is low, the output of gates 1 and 2 is high (1). Hence the output of gates 3 & 4 will not change regardless of S & R input values.

∴ When CLK = 0, S = X, R = X, the output remains in the previous state.

• Clock is high (CLK = 1):

Case 1: S = 0, R = 0

When R = S = 0, the output remains in the previous state. (CLK = 1)

Case 2: S = 1, R = 0

When S = 1, R = 0 & CLK = 1, the output is Set (Q = 1)

Case 3: S = 0, R = 1

When S = 0, R = 1 & CLK = 1, the output is Reset (Q = 0)

Case 4: S = 1, R = 1

When S = R = CLK = 1, both the outputs Q & Q-bar try to

become 1, which is not possible (Invalid condition) (Forbidden state)

The truth table of Clocked RS NAND gate flip-flop is shown in fig 9.

Inputs			Outputs		Comments
CLK	S	R	Q	\bar{Q}	
0	X	X	NC	NC	No change (previous state)
1	0	0	NC	NC	No change (previous state)
1	1	0	1	0	SET
1	0	1	0	1	RESET
1	1	1	1	1	Invalid

Fig 9: Truth table of Clocked RS NAND gate FF

b) Clocked RS Flip-flop using NOR gates

The Clocked RS NOR gate flip-flop is shown in fig 10.





Fig 10: Logic Symbol

Fig 10: Circuit diagram

The logic symbol of Clocked RS NOR gate flip-flop is shown in fig 10.

Operation:

• CLOCK is Low (CLK=0):

When the clock is low, the output of gates 1 and 2 is Low(0). Hence the output of gates 3 & 4 will not change regardless of S & R input values.

\therefore When $CLK=0$, $S=X$, $R=X$, the output remains in the previous state.

• Clock is high ($CLK=1$):

Case 1: $R=0, S=0$

When $R=S=0$ & $CLK=1$, the output remains in the previous state.

Case 2: $R=0, S=1$

When $R=0, S=1$ & $CLK=1$, the output is Set ($Q=1$)

Case 3: $R=1, S=0$

When $R=1, S=0$ & $CLK=1$, the output is Reset ($Q=0$)

Case 4: $R=1, S=1$

When $R=S=CLK=1$, both the outputs Q & \bar{Q} try to become 0, which is not possible (Invalid Condition @ Forbidden state)

The truth table of clocked RS NOR gate flip-flop is shown in fig 10@

Inputs			Outputs		Comments
CLK	R	S	Q	\bar{Q}	
0	X	X	NC	NC	No change (previous state)
1	0	0	NC	NC	No change (previous state)
1	0	1	1	0	SET
1	1	0	0	1	RESET
1	1	1	0	0	Invalid condition

Fig 10@: Truth table of clocked RS NOR gate FF

Note: X \rightarrow Don't care (1 @ 0)

Problems

1) If the \bar{S} & \bar{R} waveforms in fig 1(a) are applied to the inputs of the Latch of fig 1(b), determine the waveform that would be obtained on the Q output. Assume that Q is initially low.




Fig 1(a)





Fig 1(b)

Sol: We have truth table of SR Latch

Inputs of		
\bar{S}	\bar{R}	Q
1	1	NC
0	1	1
1	0	0
0	0	1



(Initially Low)

2) Construct the TT for the circuit shown in fig 2




Fig 2

Sol: Input output

CLK	S	R	Q	\bar{Q}
0	X	X	0	0
1	0	0	0	0
1	0	1	0	1
1	1	0	1	0
1	1	1	NC	NC


} Invalid

→ Reset

→ Set

} Previous state

3) Determine the Q-output waveform if the inputs shown in fig 3(a) are applied to a gated S-R Latch that is initially RESET



d:

Inputs			Output
CLK	S	R	Q
0	X	X	Q(NC)
1	0	0	Q(NC)
1	1	0	1
1	0	1	0
1	1	1	Invalid (Avoided)

Syllabus: Introduction to microcontroller, 8051 microcontroller, Architecture and an example of microcontroller based stepper motor control system (only block diagram approach)

* Introduction:

→ In 1981, Intel Corporation introduced an 8-bit microcontroller, called the 8051.

→ Some of the companies producing a member of the 8051 family: Intel, Atmel, Philips/Signetics, Infineon, Dallas Semi/Maxim, Motorola etc

→ A microcontroller has a CPU (a microprocessor) in addition to a fixed amount of RAM, ROM, I/O ports, & a timer all on a single chip.

②
The processor, RAM, ROM, I/O ports, & timer are all embedded together on a single chip is a microcontroller.

→ Advantages of microcontroller (MC)

- ① No need of any external memory, I/O & timer.
- ② Higher Performance
- ③ Lower Power Consumption
- ④ Compact Size

→ Criteria for choosing a microcontroller

- | | |
|--|--|
| <ol style="list-style-type: none"> ① Speed ② Packaging ③ Power consumption ④ Cost/unit | <ol style="list-style-type: none"> ⑤ Amount of RAM & ROM on chip ⑥ Number of I/O pins & the timer on the chip ⑦ Ease of upgrading to higher-performance. ⑧ Lower Power Consumption versions. |
|--|--|

→ Applications of Microcontroller

Home Appliances

- ① Intercom
- ② Telephone
- ③ Security System
- ④ Fax Machine
- ⑤ Computer
- ⑥ Camcorder
- ⑦ Remote Control
- ⑧ VCR
- ⑨ Video game
- ⑩ Camera
- ⑪ Paging
- ⑫ Sewing Machine
- ⑬ Musical Instruments
- ⑭ Cellular phone
- ⑮ Cable TV tuner
- ⑯ TV
- ⑰ Washing Machine

Office

- ① Telephone
- ② Computer
- ③ Copier
- ④ Laser Printer
- ⑤ Color Printer
- ⑥ Network Server
- ⑦ Internet Terminal
- ⑧ Mouse
- ⑨ CD-ROM driver
- ⑩ Elevator
- ⑪ Modem

Others

- ① Engine Control
- ② Air bag
- ③ Climate Control
- ④ Keyless entry
- ⑤ Instrumentation
- ⑥ Car
- ⑦ Traffic Signal
- ⑧ Aerospace
- ⑨ Diagnostic
- ⑩ Water Level Controller

→ Features of 8051 Microcontroller

- ① 8-bit CPU
- ② 128 bytes of RAM
- ③ 4K bytes of on-chip ROM. (8051 can have a maximum of 64K bytes of on-chip ROM)
- ④ Two 16 bit timers/counters
- ⑤ One Serial Port
- ⑥ Four I/O Ports (each 8-bit wide) (Provides 32 I/O pins)

- ⑦ 8-bit Program Status Word (PSW)
- ⑧ 16-bit Program Counter (PC) and data pointer (DPTR)
- ⑨ 8-bit Stack Pointer (SP)
- ⑩ Two external & three internal interrupts
- ⑪ Four register banks, each containing 8 registers.
- ⑫ 8-bit data bus.
- ⑬ 16-bit address bus.
- ⑭ Full duplex serial data transmitter/receiver
- ⑮ Oscillator & clock circuits (operates at a clock frequency of 12MHz)

* Block diagram of 8051 microcontroller ①

Architecture of 8051 microcontroller




Fig ①: Block diagram of 8051 microcontroller

The block diagram of 8051 microcontroller is shown in fig 1.

8051 microcontroller consists of Register, memory, I/O ports, Interrupts, Timer/Counter, UART, Oscillator & Clock circuit.

⊛ A register (Accumulator): It is an 8-bit register used for arithmetic & logical operations.

⊛ B register: It is an 8-bit register used for multiplication & division operations.

⊛ Internal memory: Internal memory of 8051 are

- ⊙ 128 bytes RAM
- ⊙ 128 bytes of Special Function RAM
- ⊙ 4K bytes ROM.

⊛ External memory: External memory of 8051 are

- ⊙ ROM (64K bytes for Program)
- ⊙ RAM (64K bytes of data memory)

⊛ Stack: It is a section of internal RAM used to store information temporarily (data @ address)

⊛ Stack Pointer (SP): It is an 8-bit register used to access the stack

⊛ I/O ports: There are four I/O ports each comprising 8 bits, namely P0, P1, P2 & P3

Three types of buses are used


- ⊙ Address Bus (16-bit)
- ⊙ Data Bus (8 bit bi-directional)
- ⊙ Control Bus (consists of RD, WR, PSEN, ALE & EA)

⊛ DPTR (Data Pointer): It is a 16-bit register used to hold the address of external data memory @ program memory. It consists of two 8-bit registers namely DPH (high byte) & DPL (Low byte)

⊛ Program Counter (PC): It is a 16-bit register which holds

the address of the next instruction to be executed

- ① Interrupts: There are six interrupts in the 8051.
- ② Timers/Counters: 8051 has two timers/counters:
TIMER0 & TIMER1 (16-bit)
- ③ Register banks: There are four register banks each consisting of 8-bit general purpose registers (R0-R7)
- ④ Flag register & Program Status Word (PSW) registers:



- ⑤ UART (Universal Asynchronous Receiver & Transmitter): It is used for sending & receiving data bits serially.
- ⑥ Oscillator & Clock circuits: Operates at a clock frequency of 12MHz.

Microcontroller based Stepper motor control System

- ① 8051 microcontroller connection to the Stepper motor:

The microcontroller based Stepper motor control system is shown in fig 2.

It consists of 8051 microcontroller, resistors, ULN2003 & a Stepper motor.

8051 microcontroller:

- 8051 MC is low power, high-performance, 8-bit processor.

Resistors:

- If it is required, the external pull up resistors are connected to pins depending on the microcontroller.

ULN 2003:

- It is a high voltage & high current darlington array IC.

Stepper motor:

- It is an electromechanical device which converts electrical pulses into mechanical motion.
- This motor divides the complete rotation (360°) into a number of equal steps.
- Stepper motor consists of a rotor @ rotating shaft @ motor shaft (usually a permanent magnet) & a stator (fixed external winding @ coil)




Fig 2: 8051 connection to Stepper motor.

Principle:

- The main principle of the circuit is to rotate the Stepper motor stepwise at a particular step angle.

- ④ The Speed of the Motor is determined by the time delay between each incremental movement.
- ⑤ Motor moves each time a pulse is received.
- ⑥ The Stepper motor has 4 coils. These four coils are activated in the cyclic order methods
- ⑦ Full step drive: Two coils are energized at a time.
- ⑧ Half step drive: coils are energized alternatively.
- ⑨ Motor is connected to the Port 1 (P1.0 - P1.3) of the microcontroller through a driver IC
- ⑩ The ULN 2003 IC is used to drive the stepper motor as the controller cannot provide current required by the motor (Stepper motor requires more than 60mA)
- ⑪ Table ③ shows a 2-phase, 4-step stepping sequence

Clock ↓	STEP #	Winding A	Winding B	Winding C	Winding D	↑ Counter Clockwise
	1	1	0	0	1	
	2	1	1	0	0	
	3	0	1	1	0	
	4	0	0	1	1	

Table ③: Normal 4-Step Sequence

* Step angle (degrees) $\text{Step angle} = \frac{360}{\text{No of steps per revolution}}$

* Revolutions Per minute (RPM) $\text{RPM} = \frac{60 \times \text{Steps per second}}{\text{Steps per revolution}}$

* Advantages: • High resolution dynamic torque

- Requires low operating voltage
- Consumes less power
- Cost-effective
- No encoder is required for simple positioning etc

* Applications:

- Facsimile machines
- Plotters
- Image scanners
- Copiers
- Robotics
- Dot matrix printers
- Clock
- Card readers
- floppy disk
- hard disk drives
- tele printers
- tele typers

Module-5: Communication SYSTEMS

①

www.aktutor.in

Syllabus: Introduction, Elements of Communication Systems, Modulation: Amplitude Modulation, Spectrum Power, AM Detection (Demodulation), Frequency and Phase Modulation. Amplitude and Frequency Modulation: A Comparison.

* Communication: Communication is the process of exchanging information between two points (through connection (Wired) @ Connectionless (Wireless) medium)

* Communication System: Communication System is a set of electronic equipments used for communication purpose.

* Elements of Communication Systems @ (Block diagram of Communication System):

Fig ① shows the basic elements of a Communication System




Fig ①: Block diagram of communication system

Source of information:

→ The four important sources of information are:

① Speech ② Television ③ Facsimile (Fax) & ④ Personal computer

→ The signal that carries information cannot travel long distance.

Modulator & transmitter:

→ It converts the information signal to a form suitable

for transmission over the channel (Modulation)

→ It amplify the information signal.

Channel:

→ It is the physical medium through which the information is sent. (It may introduce noise & distortion)

→ It can be a pair of conducting wires, optical fiber, co-axial cable, waveguide @ free space.

Demodulator & Receiver:

→ It extracts the message signal from the received signal (Demodulation @ Detection)

→ It amplify the message signal. (e filtering) ^{↑ Remove noise}

Destination:

→ The message signal is fed to Loud speaker, TV picture tube, Computer display screen etc

Note:

① Message signal is called as Information signal @ Baseband signal @ unmodulated signal @ Low frequency signal @ Modulating signal

② Carrier signal is called as High frequency signal

③ Frequency range with application

Sl no.	Frequency range (Band)	Applications
1	30Hz - 300Hz, Extremely Low frequencies (ELF)	Power transmission
2	300Hz - 3KHz, voice frequency (VF)	Audio, submarine communication, navigation

3	3KHz - 30KHz, Very Low frequencies (VLF)	Submarine Communication, Navigation
4	30KHz - 300KHz, Low frequencies (LF)	Submarine Communication, Navigation.
5	300KHz - 3MHz, Medium frequencies (MF)	AM broadcast, Aeronautical Comm.
6	3MHz - 30MHz, High frequencies (HF)	Shortwave transmission.
7	30MHz - 300MHz, Very high frequencies (VHF)	TV & FM broadcast.
8	300MHz - 3GHz, Ultra high frequencies (UHF)	Communication Satellite, Cellular Phone, Personal Comm. Systems
9	3GHz - 30GHz, Super high frequencies (SHF)	Satellite communication, Radar
10	30GHz - 300GHz, Extremely high frequencies (EHF)	Satellite communication, Radar

* Need for modulation:

- ① Increase the operating range @ Increase the range of communication @ Long distance communication:

Modulation increases the frequency of the signal & thus they can be transmitted over long distances.

- ② Reduce the height of antenna:

Minimum height of the antenna is $\lambda/4$.

$$h = \lambda/4 = \frac{c}{4f} \quad (\because \lambda = \frac{c}{f})$$

$\lambda \rightarrow$ Wavelength (m)
 $c \rightarrow$ Velocity of light (3×10^8 m/s)
 $f \rightarrow$ Frequency (Hz)

If $f = 1\text{KHz}$, $h = \frac{3 \times 10^8}{4 \times 1 \times 10^3} = 75,000\text{m}$
 (Impractical)

$$\text{If } f = 1\text{MHz}, h = \frac{3 \times 10^8}{4 \times 10^6} = 75\text{M} \quad \text{(Practical)}$$

③ Avoid mixing of signals:

Modulation avoids mixing of signals (by using different carrier frequencies for different signals)

④ Allows multiplexing of signals:

Modulation allows the transmission of two or more signals simultaneously over the same channel (multiplexing)

⑤ Improve the Quality of reception & Reduces noise:

Modulation reduces the effect of noise & thus improves the quality of reception

⑥ Allows adjustments in bandwidth

Modulation allows to vary the bandwidth of the signal (modulated signal)

⑦ Wireless Communication:

Modulation avoids the use of wires (sometimes), i.e. signal can be radiated into free space

* Modulation:

The process of changing one of the characteristics (E.g. Amplitude, frequency or Phase) of a Carrier signal (High frequency signal) with respect to the instantaneous values of the message signal (Low frequency signal) is called modulation.

Note: ① The message signal is given by,

$$m(t) = V_m \sin \omega_m t$$

Where $V_m \rightarrow$ Peak @ maximum Amplitude of message signal
 $\omega_m \rightarrow$ Angular frequency of the message signal.

② The carrier signal is given by,

$$C(t) = V_c \sin(\omega_c t + \phi)$$


Where, $V_c \rightarrow$ Peak @ maximum amplitude of carrier signal.

$\omega_c \rightarrow$ Angular frequency of the carrier signal

$\phi \rightarrow$ Phase angle of the carrier signal with respect to some reference.

③ Demodulation @ detection

The process of recovering (extracting) the information signal (message signal) from the modulated signal is called demodulation @ detection



Types of Modulation:

There are three basic types of modulation.

- ① Amplitude Modulation
- ② Frequency Modulation } Angle Modulation
- ③ Phase Modulation.


① Amplitude Modulation (AM):

The process of changing the amplitude of carrier wave with respect to the instantaneous values of the message signal is called Amplitude Modulation (AM)

→ Here the frequency & phase of the carrier wave is kept constant

→ During the positive half-cycle of the message signal, the amplitude of the carrier wave is increased.

→ During the negative half-cycle of the message signal, the amplitude of the carrier wave is decreased.



c/c 11

* AM Wave Equation @ Instantaneous Voltage of AM Wave

Let the message signal is given by,

$$M(t) = V_m \sin \omega_m t \quad \text{--- (1)} \quad \begin{array}{l} V_m \rightarrow \text{Peak amplitude of} \\ \text{message signal} \end{array}$$

& the carrier signal is,

$$C(t) = V_c \sin \omega_c t \quad \text{--- (2)} \quad \begin{array}{l} \omega_m \rightarrow \text{Angular frequency} \\ \text{of message signal} \end{array}$$

(Instantaneous amplitude)
The Amplitude of the
AM wave (modulated carrier) is,

$$V_c \rightarrow \text{Peak amplitude of} \\ \text{carrier signal}$$

$$\omega_c \rightarrow \text{Angular frequency} \\ \text{of carrier signal.}$$

$$A(t) = V_c + k_a M(t)$$

$$= V_c + k_a V_m \sin \omega_m t \quad \text{--- (3)} \quad \left[\text{using (1)} \right] \quad \left(\begin{array}{l} k_a \rightarrow \text{Amplitude} \\ \text{sensitivity of} \\ \text{the modulator} \end{array} \right)$$

The AM wave @ instantaneous Voltage of AM Wave is,

$$V(t) = A(t) \sin \omega_c t \quad \text{--- (4)}$$

Using (3) in (4), we get

$$V(t) = (V_c + V_m \sin \omega_m t) \sin \omega_c t \quad (\text{Let } k_a = 1)$$

$$\Rightarrow V(t) = V_c \sin \omega_c t + V_m \sin \omega_c t \sin \omega_m t$$

$$\Rightarrow V(t) = V_c \sin \omega_c t + \frac{V_m}{2} \cos(\omega_c - \omega_m)t - \frac{V_m}{2} \cos(\omega_c + \omega_m)t \quad \text{--- (5)}$$

$$\therefore \sin A \sin B = \frac{1}{2} [\cos(A-B) - \cos(A+B)]$$

$$\text{Let } m = \frac{V_m}{V_c} \Rightarrow V_m = m V_c \quad \text{--- (6)}$$

Using (6) in (5), we get

$$V(t) = V_c \sin \omega_c t + \frac{m V_c}{2} \cos(\omega_c - \omega_m)t - \frac{m V_c}{2} \cos(\omega_c + \omega_m)t \quad \text{--- (6)}$$

\uparrow carrier \uparrow Difference frequency \uparrow Sum Frequency
 Lower side band (LSB) @ Upper side band (USB)

Eqs (5) & (6) are AM Wave @ Instantaneous Voltage of AM Wave

Note: (1) From Eqs (5) & (6), the AM Wave consists of

- (a) A carrier at frequency f_c with amplitude V_c
- (b) LSB at frequency $(f_c - f_m)$ with amplitude $\frac{mV_c}{2}$ @ $\frac{V_m}{2}$
- (c) USB at frequency $(f_c + f_m)$ with amplitude $\frac{mV_c}{2}$ @ $\frac{V_m}{2}$



(2) Modulation Factor @ Modulation Index (m) (Depth of Modulation)

It is defined as the amount by which the carrier amplitude gets modified by the modulating signal.

It is ratio of the peak amplitude of message signal to the peak amplitude of carrier signal

ie $m = \frac{V_m}{V_c}$ (7) $m = \frac{V_m}{V_c} \times 100\%$

(3) Frequency Spectrum of AM Wave @ Spectrum:



(4) Bandwidth: It is range of frequencies between Lower Side & Upper Side frequencies.

$$f_{USB} - f_{LSB} \quad L_{USB} - L_{LSB}$$


ie $BW = (f_c + f_m) - (f_c - f_m) @ (L_c + L_m) - (L_c - L_m)$

$$\boxed{BW = 2f_m \text{ (Hz)}} \text{---(8)} \quad \boxed{BW = 2L_m \text{ (rad/s)}} \text{---(9)}$$

⑤ Effect of Modulation Index on AM

Case (i): (M > 1)


- The carrier is said to be over-damped
- AM wave is distorted (CLIPPED off)



① M > 1

Case (ii): (M = 1)


- The carrier is said to be critically damped



② M = 1

Case (iii): (M < 1)

- The carrier is said to be under-damped



③ M < 1

∴ Modulation index should not exceed 1

∴ $\boxed{M \leq 1}$

Fig (4): Effect of Modulation Index (M) on AM

⑥ Expression for Modulation Index of AM (in terms of V_{max} & V_{min})

From fig (1)(c), we can write

$$V_{max} = 2V_m + V_{min}$$

$$\Rightarrow 2V_m = V_{max} - V_{min}$$

$$\Rightarrow V_m = \frac{V_{max} - V_{min}}{2} \quad \text{--- (10)}$$

$$\& \left| V_c = V_m + V_{min} \quad \text{--- (11)} \right.$$

Using (10) in (11), we get

$$V_c = \frac{V_{max} - V_{min}}{2} + V_{min}$$

$$V_c = \frac{V_{max} + V_{min}}{2} \quad \text{--- (12)}$$

$$\text{Let } m = \frac{V_m}{V_c} \quad \text{--- (13)}$$

Using (10) & (12) in (13), we get

$$m = \frac{V_{max} - V_{min}}{V_{max} + V_{min}}$$

$$m = \frac{V_{max} - V_{min}}{V_{max} + V_{min}} \quad \text{--- (14)}$$

$$m = \frac{V_{max} - V_{min}}{V_{max} + V_{min}} \times 100\% \quad \text{--- (15)}$$

* Expression for total average power of a AM wave

⑦ Spectrum power in AM wave

AM wave is given by,

$$V(t) = \underbrace{V_c \sin \omega_c t}_{\text{Unmodulated Carrier}} + \underbrace{\frac{mV_c}{2} \cos(\omega_c - \omega_m)t}_{\text{Lower Sideband}} - \underbrace{\frac{mV_c}{2} \cos(\omega_c + \omega_m)t}_{\text{Upper Sideband}}$$

The total power P_t is given by,

$$P_t(\text{total}) = P_{\text{car}}(\text{carrier}) + P_{\text{LSB}}(\text{LSB}) + P_{\text{USB}}(\text{USB}) \quad \text{--- (16)}$$

$$\Rightarrow P_t = \frac{V_{\text{car}}^2}{R} + \frac{V_{\text{LSB}}^2}{R} + \frac{V_{\text{USB}}^2}{R} \quad \text{--- (17)} \quad \left[\because \text{Power } P = \frac{V^2}{R} \right]$$

Where, V_{car} → RMS Value of Carrier @ Unmodulated Carrier

V_{LSB} → RMS Value of Lower Sideband

V_{USB} → RMS Value of Upper Sideband.

R → Resistance

$$\therefore V_{car} = \frac{V_c}{\sqrt{2}} \quad V_{LSB} = \frac{mV_c}{2\sqrt{2}} \quad V_{USB} = -\frac{mV_c}{2\sqrt{2}} \quad \left(\because V_{rms} = \frac{V_{max}}{\sqrt{2}} \right)$$

- (18) - (19) - (20)

Using (18), (19) & (20) in (17) we get.

$$P_t = \frac{(V_c/\sqrt{2})^2}{R} + \frac{(mV_c/2\sqrt{2})^2}{R} + \frac{(mV_c/2\sqrt{2})^2}{R}$$

$$\Rightarrow P_t = \frac{V_c^2}{2R} + \frac{m^2}{4} \frac{V_c^2}{2R} + \frac{m^2}{4} \frac{V_c^2}{2R}$$

$$P_t = \frac{V_c^2}{2R} \left(1 + \frac{m^2}{4} + \frac{m^2}{4} \right)$$

$$P_t = \frac{V_c^2}{2R} \left(1 + \frac{m^2}{2} \right) \quad (w) \text{ (21)} \quad P_t = P_{car} \left(1 + \frac{m^2}{2} \right) \quad (w) \text{ (22)}$$

- (21) Where $P_{car} = \frac{V_c^2}{2R}$

Eqn (21) & (22) is the expression for total power in AM wave

Note:

① From (21) & (22) we can say, ② Total Power in AM wave is more than carrier power

③ Total Power depends on the modulation index m .

② Maximum Power in an AM Wave

From eqn (22), $P_t = P_{car} \left(1 + \frac{m^2}{2} \right)$

Maximum value of m is 1

$\therefore P_t = P_{con} (1 + \frac{1}{2})$

$P_t = 150\% \text{ of } P_{con} \Rightarrow P_t = 1.5 P_{con} \quad // \dots \quad \text{--- (23) } \Rightarrow P_{con} = 66.66\% P_t$

Thus the maximum power in AM wave is $1.5 P_c$ @ 150% of the carrier power P_{con}

③ Modulation index in terms of carrier power (P_{con})

Q total power of AM wave (P_t)

From eqn (22). $P_t = P_{con} (1 + \frac{m^2}{2})$

$\Rightarrow \frac{P_t}{P_{con}} = 1 + \frac{m^2}{2}$

$\Rightarrow \frac{m^2}{2} = \frac{P_t}{P_{con}} - 1$

$\Rightarrow m^2 = 2 \left(\frac{P_t}{P_{con}} - 1 \right)$

$\Rightarrow m = \sqrt{2 \left(\frac{P_t}{P_{con}} - 1 \right)} \quad // \dots \quad \text{--- (24)}$

④ Current relation in AM wave (Voltage relation)

From eqn (22). $P_t = P_{con} (1 + \frac{m^2}{2})$

$\begin{cases} = VI \\ \therefore \text{Power } P = I^2 R \\ = V^2 / R \end{cases}$

$\Rightarrow I_t^2 R = I_{con}^2 R (1 + \frac{m^2}{2})$

$\Rightarrow I_t = I_{con} \sqrt{1 + \frac{m^2}{2}} \quad \text{--- (25)} \quad I_{con} = \frac{I_t}{\sqrt{1 + \frac{m^2}{2}}} \quad \text{--- (26)}$

$m = \sqrt{2 \left(\frac{I_t^2}{I_{con}^2} - 1 \right)} \quad // \dots \quad \text{--- (27)} \quad m = \sqrt{2 \left(\frac{V_t^2}{V_{con}^2} - 1 \right)}$

5) Modulation Index & total Power when a carrier is amplitude modulated by several sine waves :

Let $V_1, V_2, V_3 \dots$ etc be amplitudes of sine waves, Then the total modulating voltage V_t is,

$$V_t = \sqrt{V_1^2 + V_2^2 + V_3^2 + \dots}$$

$$\Rightarrow \frac{V_t}{V_c} = \frac{\sqrt{V_1^2 + V_2^2 + V_3^2 + \dots}}{V_c}$$

$$\Rightarrow \frac{V_t}{V_c} = \sqrt{\left(\frac{V_1}{V_c}\right)^2 + \left(\frac{V_2}{V_c}\right)^2 + \left(\frac{V_3}{V_c}\right)^2 + \dots}$$

$$\boxed{M_t = \sqrt{M_1^2 + M_2^2 + M_3^2 + \dots}} \quad \text{--- (28) } (M_t \leq 1)$$

Where, $M_t = \frac{V_t}{V_c} \rightarrow$ total modulation index

$M_1 = \frac{V_1}{V_c}, M_2 = \frac{V_2}{V_c} \dots \rightarrow$ Individual modulation indices

From eqn (28), the total modulation index is the square root of the sum of the squares of the individual modulation indices.

The total power in the AM wave is,

$$\boxed{P_t = P_{ca} \left(1 + \frac{M_t^2}{2}\right)} \quad \text{--- (29)}$$

6) Transmission efficiency of AM wave :

The ratio of the power carried by the sidebands (P_{sb})

(or power that contains information) to the total power (P_t) is called transmission efficiency or efficiency (η).

Transmission efficiency is,

$$\eta = \frac{P_{SB}}{P_t} \quad \text{--- (30)}$$

$$= \frac{P_{LSB} + P_{USB}}{P_t}$$

$$= \frac{\frac{m^2}{4} \frac{V_c^2}{2R} + \frac{m^2}{4} \frac{V_c^2}{2R}}{\frac{V_c^2}{2R} (1 + \frac{m^2}{2})}$$

$$\frac{\frac{V_c^2}{2R} (\frac{m^2}{4} + \frac{m^2}{4})}{\frac{V_c^2}{2R} (1 + \frac{m^2}{2})}$$

$$\frac{\frac{V_c^2}{2R} (\frac{m^2}{4} + \frac{m^2}{4})}{\frac{V_c^2}{2R} (1 + \frac{m^2}{2})}$$

$$\eta = \frac{\frac{m^2}{2}}{1 + \frac{m^2}{2}}$$

$$\left[\begin{aligned} \therefore P_{LSB} &= \frac{V_{LSB}^2}{R} = \frac{(\frac{mV_c}{2\sqrt{2}})^2}{R} \\ P_{USB} &= \frac{V_{USB}^2}{R} = \frac{(\frac{mV_c}{2\sqrt{2}})^2}{R} \\ P_t &= \frac{V_c^2}{2R} (1 + \frac{m^2}{2}) \end{aligned} \right]$$

$$\eta = \frac{m^2}{2+m^2} \quad \text{--- (31)}$$

$$\% \eta = \frac{m^2}{2+m^2} \times 100\% \quad \text{--- (32)}$$

From (31) & (32), it is clear that the transmission efficiency increases with modulation index.

(i) When $m=0$, $\eta = \frac{0}{2+0} = 0$

(ii) When $m=0.5$, $\eta = \frac{0.5}{2+0.5} = 11.1\%$

(iii) When $m=1$, $\eta = \frac{1}{1+2} = 33.33\%$ (Max Value of m is 1)

\therefore Higher the modulation index, higher is the transmission efficiency. \therefore Maximum efficiency in AM is 33.33%.

* AM detection (demodulation) (Envelope detector):

→ The process of recovering the message signal (audio signal) from the modulated signal is known as demodulation or detection (ie demodulation is the reverse of the modulation)

→ Fig 5 shows the envelope detector. It consists of a diode followed by a RC circuit.




Fig 5: Envelope detector

→ Demodulation of AM involves two steps

- ① Diode eliminates the bottom envelope
- ② RC circuit (LPF) removes the high frequency carrier




Fig 6: AM signal

→ The signal $V(t)$ is passed through a diode to cut off the bottom half (Lower half)




Fig 7: Rectified output

→ During positive half-cycle of the input, the diode is forward biased & the capacitor 'C' charges to peak value of the input signal. When the input signal falls below the peak value, the diode becomes reverse-biased & the capacitor 'C' discharges through the load resistor 'R'. The discharging process continues until the




Fig 8: AM detector output

next ~~is~~ Positive half cycle.

→ When the input signal becomes greater than the voltage across the capacitor, the diode conducts again & the process is repeated. (Old V_C follows the modulated wave envelope)

→ The time constant (RC) must satisfy the following conditions

$$RC \gg T_c \quad \& \quad RC \ll T_m \quad \left(\begin{array}{l} \because T = \frac{1}{f} = \frac{2\pi}{\omega} \\ \omega = 2\pi f \end{array} \right)$$

$$\Rightarrow RC \gg \frac{2\pi}{\omega_c} \quad \text{--- (33)} \quad \Rightarrow RC \ll \frac{2\pi}{\omega_m} \quad \text{--- (34)}$$

From (33) & (34),

$$\boxed{\frac{2\pi}{\omega_c} \ll RC \ll \frac{2\pi}{\omega_m}} \quad \text{--- (35)}$$


→ The detected envelope is,

$$V_d = V_c + MV_c \sin \omega_m t$$

Where, V_c → dc component can be easily removed by a simple RC LPF

$$\therefore \boxed{V_d = V_m \sin \omega_m t} \rightarrow \text{message signal} \quad \left[\begin{array}{l} \because M = \frac{V_m}{V_c} \\ \Rightarrow MV_c = V_m \end{array} \right]$$

Note: (1) Fig (5) is equivalent to fig (1) shown below,



2) Frequency Modulation (FM):

The process of changing the frequency of carrier wave with respect to the instantaneous values of the message signal is called frequency modulation (FM)

→ Here the amplitude & phase of the carrier wave is kept constant.

→ When the message signal voltage is zero as at A, C, E, the carrier frequency is unchanged (same as frequency f_c)

→ When the message signal approaches its positive peak as at B, the carrier frequency is increased to maximum as shown by the closely spaced cycles. (High frequency)

→ When the message signal approaches its negative peak as at D, the carrier frequency is reduced to minimum as shown by the widely spaced cycles. (Low frequency)




Fig 1

* FM Wave Equation @ Instantaneous Voltage of FM Wave:

Let the instantaneous frequency of the FM wave,

$$f_i = f_c(1 + K V_m \cos \omega t) \quad \text{--- (1)}$$

where, $f_c \rightarrow$ carrier frequency

$K \rightarrow$ constant of proportionality

Let the angular frequency of the FM wave is,

$$\omega_i = \frac{d\theta_i}{dt}$$

$$\Rightarrow \theta_i = \int^t \omega_i dt \quad \text{--- (4)}$$

$$\Rightarrow \theta_i = \int_0^t \omega_c (1 + K_f m \cos 2\pi f_m t) dt$$

$$\Rightarrow \theta_i = \int_0^t \omega_c dt + \int_0^t \omega_c K_f m \cos(2\pi f_m t) dt$$

$$\Rightarrow \theta_i = \omega_c t + \frac{\omega_c K_f m \sin(2\pi f_m t)}{2\pi f_m}$$

$$\Rightarrow \theta_i = \omega_c t + \frac{2\pi f_c K_f m \sin(2\pi f_m t)}{2\pi f_m}$$

$$\Rightarrow \theta_i = \omega_c t + \frac{K_f V_m \sin(2\pi f_m t)}{f_m}$$

$$\Rightarrow \theta_i = \omega_c t + \frac{\Delta f}{f_m} \sin(2\pi f_m t) \quad \text{--- (5)}$$

$$\Rightarrow \theta_i = \omega_c t + \beta \sin(2\pi f_m t) \quad \text{--- (6)}$$

The FM wave is,

$$v(t) = V_c \cos \theta_i \quad \text{--- (7)}$$

Using (6) in (7), we get

$$v(t) = V_c \cos [\omega_c t + \beta \sin(2\pi f_m t)] \quad \text{--- (8)}$$

$$v(t) = V_c \cos [2\pi f_c t + \beta \sin(2\pi f_m t)] \quad \text{--- (9)}$$

Let the message signal is,

$$m(t) = V_m \cos \omega_m t \quad \text{--- (2)}$$

Let the carrier signal is,

$$c(t) = V_c \cos \omega_c t \quad \text{--- (3)}$$

$$\omega_m = 2\pi f_m$$

$$\omega_c = 2\pi f_c$$

∴ From (1),

$$f_i = f_c (1 + K_f m \cos \omega_m t)$$

$$\Rightarrow 2\pi f_i = 2\pi f_c (1 + K_f m \cos \omega_m t)$$

$$\Rightarrow \omega_i = \omega_c (1 + K_f m \cos \omega_m t)$$

$$\text{Where } \omega_m = 2\pi f_m$$

Where $K_f = K_f f_c$

↓
Frequency sensitivity of FM
Derivation constant

Where,

$$\Delta f = K_f V_m$$

↓
Frequency deviation

$$\beta = \frac{\Delta f}{f_m}$$

↓
Modulation index

⊙ Modulation factor

⊙ Phase deviation of FM wave

Eqn 8 & 9 are the expression for FM wave

Note: ① Modulation index for FM: (β)

Modulation index is defined as the ratio of the frequency deviation to the modulating frequency.

$$\text{ie } \beta = \frac{\Delta f}{f_m} \text{ @ } \frac{\Delta \omega}{\omega_m} \text{ --- (10)}$$

β is generally greater than 1 (measured in radians)

② Frequency spectrum:

FM consists of (a) carrier (at f_c)

(b) Infinite number of sidebands

Upper side band frequencies at $f_c + f_s, f_c + 2f_s, \dots$
Lower side band frequencies at $f_c - f_s, f_c - 2f_s, \dots$




Fig 2: Frequency Spectrum of FM

③ Bandwidth:

From Carson's rule, the BW of FM is,

$$\text{BW} = 2(\Delta f + f_m) \text{ @ } 2\Delta f \left(1 + \frac{1}{\beta}\right) \text{ --- (11)}$$

$$\text{@ } \text{BW} = 2\beta f_m + 2f_m \text{ @ } 2f_m (\beta + 1)$$

- If $\Delta f > f_m$, it is Wideband FM
- If $\Delta f < f_m$, it is narrowband FM.

④ Total power in FM wave (P_t)

$$P_t = \frac{V_c^2}{2} \sum_{n=-\infty}^{\infty} J_n^2(\beta) \quad \text{--- (12)} \quad \text{Where,}$$

$J_n(\beta) \rightarrow$ Bessel function.

⑤ Frequency deviation

Consider eqn (1),

$$f_i = f_c (1 + K_f V_m \cos \omega_m t)$$

$$\Rightarrow f_i = f_c + K_f V_m \cos \omega_m t$$

Maximum value of f_i occurs when $\cos \omega_m t = \pm 1$

$$\therefore f_i = f_c \pm K_f V_m \quad \text{--- (13)}$$


Comparing (13) with $f_i = f_c \pm \Delta f$ --- (14)

$$\Delta f = K_f V_m \rightarrow \text{Frequency deviation (1)} \\ \text{Maximum frequency deviation.}$$

⑥ Phase Modulation (PM):

The process of changing the phase of carrier wave with respect to the instantaneous value of the message signal is called Phase Modulation (PM)

\rightarrow Here the amplitude & frequency of the carrier wave is kept constant.



* PM Wave Equation @ Instantaneous Voltage of PM Wave

Let the message signal is,

$m(t) = V_m \cos \omega_m t$ — (1)

[Angular freq of $m(t)$ is,
 $\omega_m = 2\pi f_m$

Let the carrier signal is,

$c(t) = V_c \cos \omega_c t$ — (2)

[Angular freq of $c(t)$ is,
 $\omega_c = 2\pi f_c$

Let the instantaneous phase of the modulated carrier (PM wave) is,

$\theta_i = \omega_c t + K_p m(t)$ — (3)

$K_p \rightarrow$ Frequency deviation (rad/V)
Phase Sensitivity of PM
Constant of Proportionality for PM

$\Rightarrow \theta_i = \omega_c t + K_p V_m \cos \omega_m t$

$\Rightarrow \theta_i = \omega_c t + m_p \cos \omega_m t$ — (3)

[Where, $m_p = K_p V_m$
 \downarrow
Modulation Index]

The PM wave is,

$v(t) = V_c \cos \theta_i$ — (4)

Using (3) in (4), we get

$v(t) = V_c \cos (\omega_c t + m_p \cos \omega_m t)$ — (5)

$v(t) = V_c \cos (2\pi f_c t + m_p \cos 2\pi f_m t)$ — (6)

Eqn (5) & (6) are the expression for PM wave.

Note: @ Let differentiate eqn (3) we get (w.r.t t)

$\omega_i = \omega_c + K_p \frac{d}{dt} m(t)$

$\Rightarrow 2\pi f_i = 2\pi f_c + K_p \frac{d}{dt} m(t)$

$\Rightarrow f_i = f_c + \frac{K_p}{2\pi} \frac{d}{dt} m(t)$ — (7)

$\therefore \frac{d\theta_i}{dt} = \omega_i$
 $\frac{d(t)}{dt} = 1$

Eqn (7) is the instantaneous freq of PM wave

② Bandwidth

$$BW = 2f_m (k_f V_m + 1) \text{ @ } 2f_m (m_f + 1)$$

③ The average transmitted power of angle modulated wave (both FM & PM) is,

$$P_{av} = \frac{1}{2} V_c^2$$

$$\left[P_{av} = \frac{V_{con}^2}{R} = \frac{\left(\frac{V_c}{\sqrt{2}}\right)^2}{R} = \frac{V_c^2}{2} \right]$$

$R = 1 \Omega$

* Advantages of AM (Merits):

- ① Bandwidth required is less (compared to FM & PM)
- ② Demodulation of AM is much simpler (compared to FM)
- ③ AM receivers are cheap. ⑤ AM is a linear process
- ④ Wider coverage area (compared to FM)

* Disadvantages of AM @ Drawbacks @ Demerits:

- ① Transmission efficiency is poor ($\eta_{max} \leq 33.33\%$)
- ② Poor audio quality
- ③ Affected by noise
- ④ Limited operating range
- ⑤ Affected by electrical storms & other radio frequency interference

* Advantages of FM

- ① Better audio quality (compared to AM)
- ② Efficiency is high ($\eta \leq 100\%$)
- ③ More immune to noise (compared to AM)
- ④ Operating range is quite large

⑤ No adjacent channel interference

⑥ Transmitted Power is constant & independent of Modulation depth
⑦ Signal to noise ratio can be improved

* Disadvantages of FM

- ① Bandwidth required is much larger (compared to AM)
- ② cannot be transmitted over long distances. (Area of reception is small)
- ③ Complex & expensive transmitting & receiving equipments.
- ④ Jamming of FM signal is easier than for AM.
- ⑤ Presence of tall buildings & land masses may limit the coverage & quality of FM.

* Comparison between AM & FM

AM	FM
① Amplitude of the carrier changes (Frequency & Phase remains constant) (EM Waves)	① Frequency of the carrier changes (Amplitude & Phase remains constant) (EM Waves)
② Modulation index varies from 0 to 1	② Modulation index is much greater than 1
③ More susceptible to noise	③ Less susceptible to noise
④ It has two side bands	④ It has infinite number of side bands
⑤ Transmitter & receiver are simple (IF for AM RX = 455 kHz)	⑤ Transmitter & receiver are more complex (IF for FM RX = 10.7 MHz)
⑥ Bandwidth = $2f_m$ (BW is less) (≈ 10 kHz)	⑥ BW = $2(\Delta f + f_m)$ (≈ 200 kHz) (BW is more compared to AM)
⑦ All transmitted power is not useful	⑦ All power is useful.
⑧ Poor audio quality	⑧ Better audio quality

- | | |
|--|---|
| <p>⑨ More Prone to interference</p> <p>⑩ Transmission efficiency is less ($\leq 33.33\%$)</p> <p>⑪ Frequency ranges from 535 KHz to 1705 KHz</p> <p>⑫ covers long distance</p> <p>⑬ origin - 1870s (mid)</p> <p>⑭ Propagation is by ground & sky waves</p> <p>⑮ cannot handle weaker signals</p> <p>⑯ AM wave is</p> $V(t) = V_c [1 + m \sin 2\pi f_m t] \sin 2\pi f_c t$ <p>⑰ Zero crossing is equidistant</p> | <p>⑨ Less Prone to interference</p> <p>⑩ Better efficiency ($\leq 100\%$)</p> <p>⑪ Frequency ranges from 88 MHz to 108 MHz.</p> <p>⑫ covers small distances</p> <p>⑬ origin - 1930's</p> <p>⑭ Propagation is by space waves</p> <p>⑮ can handle weaker signals</p> <p>⑯ FM wave is</p> $V(t) = V_c \cos [2\pi f_c t + \beta \sin 2\pi f_m t]$ <p>⑰ Zero crossing is not equidistant.</p> |
|--|---|

* Features of PM:

- ① Zero crossing of PM does not occur at regular intervals of time (For FM also)
- ② The envelope of PM wave is constant compared to AM (For FM also)
- ③ Instantaneous value of PM (& also FM) is a non-linear function of the information signal.
- ④ Phase of the carrier changes (frequency & amplitude remain constant)
- ⑤ PM wave is, $V(t) = V_c \cos(2\pi f_c t + M_p \cos 2\pi f_m t)$
- ⑥ PM is indirect method of producing FM
- ⑦ Modulation index, $M_p = K_p V_m$
- ⑧ BW = $2f_m(M_p + 1)$ (BW is more)
- ⑨ Average transmitted power, $P_{av} = \frac{1}{2} V_c^2$

- ⑩ PM is more immune to noise
- ⑪ Less prone to interference
- ⑫ Transmitter & Receiver are more complex
- ⑬ Visualization difficulty of message waveforms

Problems

- ① A modulating signal consists of a symmetrical triangular wave, which has zero dc component & Peak-to-Peak Voltage 11V. It is used to amplitude modulate a carrier of Peak Voltage 10V. Calculate the modulation index?


sol: Peak Amplitude of modulating signal,

$$V_m = \frac{11}{2} = 5.5V$$

$$\text{Modulation index, } m = \frac{V_m}{V_c}$$

$$= \frac{5.5}{10}$$

$$\boxed{m = 0.55}$$



Given,
 $V_c = 10V$

- ② A carrier wave of frequency 10MHz & Peak Value 10V is amplitude modulated by a 5kHz sine wave of amplitude 6V. Determine the modulation index & amplitude of the side frequencies.

sol: Given $f_c = 10 \times 10^6 \text{ Hz}$, $V_c = 10V$,
 $f_m = 5 \times 10^3 \text{ Hz}$, $V_m = 6V$.

Modulation Index

$$m = \frac{V_m}{V_c}$$

$$m = \frac{6}{10}$$

$$\boxed{m = 0.6}$$

Amplitude of side frequencies

$$V_{SB} = \frac{mV_c}{2}$$

$$= \frac{0.6 \times 10}{2}$$

$$\boxed{V_{SB} = 3V}$$

③ A broadcast radio transmitter radiates 10kW, when the modulation percentage is 60. How much of this is carrier power.

Sol: Given $P_t = 10 \times 10^3 \text{ W}$, $M = 60\% = 0.6$, $P_{ca} = ?$

$$\text{Lkt } P_t = P_{ca} \left(1 + \frac{M^2}{2}\right)$$

$$\Rightarrow P_{ca} = \frac{P_t}{1 + \frac{M^2}{2}}$$

$$= \frac{10 \times 10^3}{1 + \frac{0.6^2}{2}}$$

$$\boxed{P_c = 8.47 \text{ kW}} //$$

④ A radio transmitter radiates 10kW of carrier power & 8.5kW. Calculate modulation index.

Sol: Given $P_t = 10 \text{ kW}$, $P_{ca} = 8.5 \text{ kW}$, $M = ?$

$$\text{Lkt } P_t = P_{ca} \left(1 + \frac{M^2}{2}\right)$$

$$\Rightarrow M = \sqrt{2 \left(\frac{P_t}{P_{ca}} - 1\right)}$$

$$= \sqrt{2 \left(\frac{10 \times 10^3}{8.5 \times 10^3} - 1\right)}$$

$$\boxed{M = 0.59} //$$

⑤ A 400W carrier is modulated to a depth of 7.5%. Calculate total power in the modulated wave.

Sol: Given $P_{ca} = 400 \text{ W}$, $M = 7.5\% = 0.075$, $P_t = ?$

$$\text{Lkt } P_t = P_{ca} \left(1 + \frac{M^2}{2}\right) = 400 \left(1 + \frac{0.075^2}{2}\right) = \underline{\underline{401.12 \text{ W}}}$$

③ The antenna current of an AM transmitter is 8amps, when only the carrier is sent, but it increases to 8.93A, when the carrier is modulated by a single sine wave. Find Percentage modulation. Determine the antenna current when the Percent-modulation changes to 0.8

Sol: Given $I_{car} = 8A$, $I_t = 8.93A$.

$m = ?$

Lik $I_t = I_{car} \sqrt{1 + \frac{m^2}{2}}$

$\Rightarrow m = \sqrt{2 \left[\left(\frac{I_t}{I_{car}} \right)^2 - 1 \right]}$

$m = \sqrt{2 \left[\left(\frac{8.93}{8} \right)^2 - 1 \right]}$

$M = 0.7014 \text{ @ } 70.14\%$

$m = 0.8$, $I_t = ?$

Lik

$I_t = I_{car} \sqrt{1 + \frac{m^2}{2}}$

$= 8 \sqrt{1 + \frac{0.8^2}{2}}$

$I_t = 9.191A //$

④ Calculate the modulation index & Percentage modulation if instantaneous voltages of modulating signal & carrier are $40 \sin 2\pi t$ & $60 \sin 2\pi t$ respectively.

Sol: Given $m(t) = 40 \sin 2\pi t$, $c(t) = 60 \sin 2\pi t$
 $\Rightarrow V_m = 40$ $\Rightarrow V_c = 60$


\therefore modulation index, $m = \frac{V_m}{V_c} = \frac{40}{60} = 0.666$

% Modulation, $M\% = 66.66\%$

⑤ The maximum peak-to-peak voltage of an AM wave is 16mV & the minimum peak-to-peak voltage is 4mV.

Calculate the modulation factor.

Sol: Given $2V_{max} = 16\text{mV}$, $2V_{min} = 4\text{mV}$
 $\Rightarrow V_{max} = 8\text{mV}$, $V_{min} = 2\text{mV}$



∴ Modulation factor,

$$m = \frac{V_{max} - V_{min}}{V_{max} + V_{min}}$$

$$= \frac{8 \times 10^{-3} - 2 \times 10^{-3}}{8 \times 10^{-3} + 2 \times 10^{-3}}$$

$$m = 0.6 @ 60\%$$

9) A carrier of 100V & 1200kHz is modulated by a 50V , 1000kHz sine wave signal. Find the modulation factor.

Sol: Given, $V_c = 100\text{V}$, $V_m = 50\text{V}$
 Modulation factor, $m = \frac{V_m}{V_c} = \frac{50}{100}$

$$m = 0.5 @ 50\%$$

10) A 2500kHz carrier is modulated by audio signal with frequency span of $50 - 15000\text{kHz}$. What are the frequencies of lower & upper sidebands? What bandwidth of RF amplifier is required to handle the output?

Sol: Given $f_c = 2500 \times 10^3\text{Hz}$,

$$f_{m1} = 50\text{kHz}$$

$$f_{m2} = 15000\text{kHz}$$

$$LSB_1 = f_c - f_{m1} = 2499.95\text{kHz}$$

$$LSB_2 = f_c - f_{m2} = 2485\text{kHz}$$

$$USB_1 = f_c + f_{m1} = 2500.05\text{kHz}$$

$$USB_2 = f_c + f_{m2} = 2515\text{kHz}$$

$$BW_1 = USB_1 - LSB_1$$

$$BW_2 = USB_2 - LSB_2$$

$BW_1 = 100 \text{ Hz} \quad (2f_m) \quad | \quad BW_2 = 30 \text{ KHz} \quad (2f_m)$

Upper side band ranges from $2500.05 \text{ KHz} - 2515 \text{ KHz}$

Lower side band ranges from $2499.95 \text{ KHz} - 2485 \text{ KHz}$

Bandwidth ranges from $100 \text{ Hz} - 30 \text{ KHz}$

11 An AM Wave is given by,

$V = 5(1 + 0.6 \cos 6280 t) \sin 211 \times 10^4 t$ Volts

(i) What are the minimum & max amplitudes of the AM wave? (ii) What frequency components are contained in the modulated wave & what is the amplitude of each component?

Sol. Given $V = 5(1 + 0.6 \cos 6280 t) \sin 211 \times 10^4 t$ — (1)

Comparing it with standard AM wave,

$V(t) = V_c(1 + m \cos \omega_m t) \sin \omega_c t$ — (2)

From (1) & (2), we get

$V_c = 5V$	$m = 0.6$	$\omega_m = 6280$	$\omega_c = 211 \times 10^4$
$\Rightarrow \frac{V_m}{V_c} = 0.6$		$2\pi f_m = 6280$	$2\pi f_c = 211 \times 10^4$
$\Rightarrow V_m = 0.6 \times 5$		$\Rightarrow f_m = \frac{6280}{2\pi}$	$\Rightarrow f_c = \frac{211 \times 10^4}{2\pi}$
$V_m = 3V$		$f_m \approx 1 \text{ KHz}$	$f_c = 335.816 \text{ KHz}$

(i) Minimum & max amplitudes of AM wave

$V_{min} = V_c - V_m = 5 - 3 = \underline{2V}$

$V_{max} = V_c + V_m = 5 + 3 = \underline{8V}$

(ii) Frequency components & the amplitude of each component

AM wave will contain three frequency components

- ① Carrier: $f_c = 335.816 \text{ kHz}$
- ② LSB: $f_{LSB} = f_c - f_m = 335.816 \text{ kHz} - 1 \text{ kHz} = 334.816 \text{ kHz}$
- ③ USB: $f_{USB} = f_c + f_m = 335.816 \times 10^3 + 1 \times 10^3 = 336.816 \text{ kHz}$

Amplitudes of three components

- ① Carrier: $V_c = 5 \text{ V}$
- ② LSB: $V_{LSB} = \frac{M V_c}{2} = \frac{3}{2} = 1.5 \text{ V}$
- ③ USB: $V_{USB} = \frac{M V_c}{2} = \frac{3}{2} = 1.5 \text{ V}$

A FM voltage wave is given by,

$$e = 12 \cos(6 \times 10^8 t + 5 \sin 1250 t)$$

- Find (i) carrier frequency (ii) signal frequency
(iii) modulation index (iv) maximum frequency deviation
(v) power dissipated by the FM wave in load resistor
of 10 Ω .

Sol: Given $e = 12 \cos(6 \times 10^8 t + 5 \sin 1250 t)$ — (1)

Comparing with $v(t) = V_c \cos(\omega_c t + \beta \sin \omega_m t)$ — (2)

From (1) & (2), $V_c = 12 \text{ V}$, $\omega_c = 6 \times 10^8$, $\beta = 5$, $\omega_m = 1250$

(i) f_c $f_c = \frac{\omega_c}{2\pi} = \frac{6 \times 10^8}{2\pi} = 95.5 \text{ MHz}$

(ii) f_m $f_m = \frac{\omega_m}{2\pi} = \frac{1250}{2\pi} = 199 \text{ Hz}$

(iii) β $\beta = 5\%$

(iv) Δf $\Delta f = \beta f_m = 5 \times 199 = 995 \text{ Hz}$

(v) P

$$P = \frac{V_{rms}^2}{R}$$

$$= \frac{(V_c/\sqrt{2})^2}{10}$$

$$= 7.2 \text{ W}$$

$$(vi) BW = 2(\Delta f + f_m) = 2(995 + 199) = 2.388 \text{ KHz}$$

(13) In FM broadcasting $\Delta f_{max} = 75 \text{ KHz}$, & modulation frequency 15 KHz , What is deviation ratio

Sol: Given $\Delta f_{max} = \Delta f = 75 \text{ KHz}$, $f_m = 15 \text{ KHz}$

$$\underline{\beta} \quad \beta = \frac{\Delta f}{f_m} = \frac{75 \text{ K}}{15 \text{ K}} = 5\% \quad (\text{Deviation ratio})$$

(14) For an AM wave, the modulated

& minimum amplitudes are

500 mV & 300 mV respectively, find Modulation index & Percentage of Modulation

Sol: Given $V_{max} = 500 \text{ mV}$, $V_{min} = 300 \text{ mV}$.

$$\text{We have, } m = \frac{V_{max} - V_{min}}{V_{max} + V_{min}} = \frac{500 \times 10^{-3} - 300 \times 10^{-3}}{500 \times 10^{-3} + 300 \times 10^{-3}}$$

$$\text{Modulation index} \rightarrow \boxed{m = 0.25} \quad \text{Percentage of Modulation} = 25\%$$

(15) In a FM signal, audio frequency is 500 Hz , AF Voltage is 2 V & the frequency deviation is 4.8 KHz .

Find the Modulation index.

Sol: Given $f_m = 500 \text{ Hz}$, $V_m = 2 \text{ V}$, $\Delta f = 4.8 \times 10^3 \text{ Hz}$, $\beta = ?$

$$\text{We have, } \beta = \frac{\Delta f}{f_m} = \frac{4.8 \times 10^3}{500} = 9.6$$

(16) What is the antenna height required for AM with carrier frequency $f_c = 4 \text{ MHz}$? [$\because \lambda = c/f$]

Sol: Given $f_c = 4 \text{ MHz}$,

$$\text{Height (size) of antenna: } h = \frac{\lambda}{4} = \frac{c}{f \times 4} = \frac{3 \times 10^8}{4 \times 10^6 \times 4} = 18.75 \text{ m}$$

17) Find the maximum power efficiency of an AM Modulator.

Sol: L.k.t carrier power $P_{con} = \frac{V_{con}^2}{R} = \frac{(V_c/\sqrt{2})^2}{R} = \frac{V_c^2}{2R}$ — (1)
(Does not contain information)

Q Power contained in sidebands $P_{SB} = P_{LSB} + P_{USB}$
(contains information)

$$= \frac{V_{LSB}^2}{R} + \frac{V_{USB}^2}{R}$$

$$= \frac{(mV_c/2/\sqrt{2})^2}{R} + \frac{(mV_c/2/\sqrt{2})^2}{R}$$

$$= \frac{m^2 V_c^2}{4R} \quad \text{--- (2)}$$

Now,

Power efficiency $\eta_p = \frac{P_{SB}}{P_{con}} = \frac{m^2 V_c^2 / 4R}{V_c^2 / 2R} = \frac{m^2}{2}$

maximum value of $m = 1$

\therefore maximum power efficiency $(\eta_p)_{max} = \frac{1}{2} = 0.5 @ 50\%$

18) The total power content of an AM signal is 1.5 kW. Determine the power being transmitted at the carrier freq & at each of the sidebands when the modulation is 50%.

Sol: Given $P_t = 1.5 \times 10^3 \text{ W}$, $m = 50\% = 0.5$, $P_{con} = ?$,

$P_{USB} = ?$, $P_{LSB} = ?$

L.k.t $P_t = P_{con} + P_{USB} + P_{LSB}$ — (1) $P_{con} \left(1 + \frac{m^2}{2}\right)$ — (2)

$$\Rightarrow P_{\text{car}} = \frac{P_t}{1 + \frac{m^2}{2}} = \frac{1.5 \times 10^3}{1 + \frac{0.5^2}{2}} = \underline{\underline{1.333 \text{ kW}}}$$

Now from ①,

$$\begin{aligned} P_{\text{USB}} + P_{\text{LSB}} &= P_t - P_{\text{car}} \\ &= 1.5 \times 10^3 - 1.333 \times 10^3 \\ &= 167 \text{ W} \end{aligned}$$

$$\Rightarrow P_{\text{USB}} = P_{\text{LSB}} = \frac{167}{2} = \underline{\underline{83.5 \text{ W}}} \quad [\because P_{\text{USB}} = P_{\text{LSB}}]$$

⑭ An AM wave has a power content of 1000 W at its carrier frequency. Determine the power of each sideband for 70% modulation.

Sol: Given $P_{\text{car}} = 1000 \text{ W}$, $m = 70\% = 0.7$, $P_{\text{LSB}} = P_{\text{USB}} = ?$

$$\text{Let } P_{\text{LSB}} = P_{\text{USB}} = P_{\text{car}} \frac{m^2}{4} = \frac{1000 \times 0.7^2}{4} = \underline{\underline{122.5 \text{ W}}}$$

⑮ Determine modulation factor of signal if each of the sidebands contains 100 W, given total power of an AM wave = 800 W.

Sol: Given $m = ?$, $P_{\text{LSB}} = P_{\text{USB}} = 100 \text{ W}$, $P_t = 800 \text{ W}$

$$\text{Let } P_t = P_{\text{car}} + P_{\text{USB}} + P_{\text{LSB}}$$

$$\Rightarrow P_{\text{car}} = P_t - P_{\text{USB}} - P_{\text{LSB}} = 800 - 100 - 100$$

$$\boxed{P_{\text{car}} = 600 \text{ W}}$$

Also we have $P_t = P_{\text{car}} \left(1 + \frac{m^2}{2}\right)$

$$\Rightarrow m = \sqrt{2 \left(\frac{P_t}{P_{\text{car}}} - 1\right)} = \sqrt{2 \left(\frac{800}{600} - 1\right)} = 0.816 \text{ @ } 81.6\%$$

1) A Sinusoidal carrier voltage of amplitude 150V is amplitude modulated by a signal of freq 1KHz resulting in maximum modulated carrier of 220V. Calculate modulation factor

Sol: Given $V_c = 150V$, $f_m = 1 \times 10^3 Hz$, $V_{max} = 220V$

$m = ?$

Let here,

$$m = \frac{V_{max} - V_{min}}{V_{max} + V_{min}}$$

$$= \frac{220 - 80}{220 + 80}$$

$$\left[\begin{array}{l} \because V_{min} = 2V_c - V_{max} \\ V_{min} = 80V \end{array} \right]$$

$m = 0.466 @ 46.6\%$

or) Let here

$$m = \frac{V_m}{V_c} \quad \left[\begin{array}{l} V_m = V_{max} - V_c \\ V_m = 220 - 150 \\ V_m = 70 \end{array} \right]$$

$$= \frac{70}{150}$$

$m = 0.466 @ 46.6\%$

2) An AM transmitter radiates 10kW with the carrier unmodulated & 11kW when the carrier is sinusoidally modulated. Calculate the modulation index. If another sine wave with modulation index 50% is transmitted simultaneously, determine total power.

Sol: Given $P_{car} = 10kW$, $P_t = 11kW$, $m_1 = ?$,

$m_2 = 50\% @ 0.5$, $P_{tot} = ?$

Let $P_t = P_{car} \left(1 + \frac{m_1^2}{2}\right)$

$$\Rightarrow m_1 = \sqrt{2 \left(\frac{P_t}{P_{car}} - 1 \right)} = \sqrt{2 \left(\frac{11 \times 10^3}{10 \times 10^3} - 1 \right)} = \underline{0.44}$$

Let $m = \sqrt{m_1^2 + m_2^2} = \sqrt{0.44^2 + 0.5^2} = 0.66$ (Total modulation index)

Total Power, $P_{tot} = P_{car} \left(1 + \frac{m^2}{2}\right) = 10 \times 10^3 \left(1 + \frac{0.66^2}{2}\right) = \underline{12.178 kW}$

23) The antenna current of an AM transmitter, modulated to 50% by a sine wave is 10A. It increases to 11A as a result of simultaneous modulation by another sine wave. What is the modulation index of second wave?

Ans: Given $m_1 = 50\% = 0.5$, $I_{t1} = 10A$, $I_t = 11A$, $m_2 = ?$

Let

$$I_{con} = \frac{I_{t1}}{\sqrt{1 + \frac{m_1^2}{2}}} = \frac{10}{\sqrt{1 + \frac{0.5^2}{2}}} = \underline{\underline{9.428A}}$$

Now $I_t = I_{con} \sqrt{1 + \frac{m^2}{2}}$

$$\Rightarrow m = \sqrt{2 \left[\left(\frac{I_t}{I_{con}} \right)^2 - 1 \right]} = \sqrt{2 \left[\left(\frac{11}{9.428} \right)^2 - 1 \right]} = 0.85$$

Let $m^2 = \sqrt{m_1^2 + m_2^2}$

$$\Rightarrow m_2^2 = \sqrt{m^2 - m_1^2} = \sqrt{0.85^2 - 0.5^2} = \underline{\underline{0.68}}$$

4) An audio signal is $15 \sin(2\pi 2000t)$ Amplitude modulates a carrier signal $60 \sin(2\pi 100,000t)$. Determine
 (i) Modulation factor (ii) Frequency of signal & carrier &
 (iii) Frequency components of modulated wave
 (iv) Plot the spectrum

Ans: Given $m(t) = 15 \sin(2\pi 2000t)$ comparing with $m(t) = V_m \sin(\omega_m t)$
 $c(t) = 60 \sin(2\pi 100,000t)$ comparing with $c(t) = V_c \sin(\omega_c t)$

$$\Rightarrow \boxed{V_m = 15} \quad \omega_m = 2\pi f_m = 2\pi 2000 \quad \boxed{V_c = 60}, \quad \boxed{f_c = 100,000 \text{ Hz}}$$


$$\Rightarrow \boxed{f_m = 2000 \text{ Hz}}$$

(i) $M = \frac{V_m}{V_c} = \frac{15}{60} = 0.25$ (ii) $f_m = 2 \text{ kHz}$
 $f_c = 100 \text{ kHz}$

(ii) Carrier $f_c = 100 \text{ kHz}$

USB $f_{USB} = f_c + f_m = 100 + 2 = 102 \text{ kHz}$

LSB $f_{LSB} = f_c - f_m = 100 - 2 = 98 \text{ kHz}$



25) A Bandwidth of 20 MHz is available for AM transmitter. If maximum audio freq to be used is 5 kHz , how many stations can broadcast?

Sol: Given $f_m = 5 \text{ kHz}$.

$$\Rightarrow BW = 2f_m \\ = 2 \times 5 \text{ K}$$

$$BW = 10 \text{ kHz}$$

Bandwidth required by each station

\therefore No. of stations,

$$N = \frac{20 \text{ MHz}}{10 \text{ kHz}}$$

$$N = 2000 \text{ Channels @ Stations}$$

26) An FM signal has a resting freq of 105 MHz a highest freq of 105.03 MHz when modulated by a signal of freq 5 kHz . Determine

(i) freq deviation (ii) carrier swing (iii) Modulation index (iv) Lowest freq of FM wave (v) Bandwidth of signal.

Sol: Given $f_c = 105 \text{ MHz}$, $f_h = 105.03 \text{ MHz}$, $f_m = 5 \text{ kHz}$.

(i) Δf $\Delta f = f_h - f_c = 105.03 \times 10^6 - 105 \times 10^6 = 30 \text{ kHz}$

(ii) carrier swing $\text{carrier swing} = 2\Delta f = 60 \text{ kHz} //$

(iii) Modulation index $\beta = \frac{\Delta f}{f_m} = \frac{30 \times 10^3}{5 \times 10^3} = 6 //$

(iv) Lowest freq of FM wave $f_L = f_c - \Delta f = 105 \times 10^6 - 30 \times 10^3$

$f_c = 104.97 \text{ MHz}$

① BL $BL = 2(\Delta f + f_m) = 2(30 \times 10^3 + 5 \times 10^3) = 70 \text{ kHz}$

② When the modulating frequency in FM is 600 Hz & modulating voltage is 3V, the modulation index is 10. Calculate the maximum deviation. What is the modulation index when the modulating frequency is reduced to 400 Hz & the modulating voltage is changed to 5V.

Sol.

① Given $f_m = 600 \text{ Hz}$, $V_m = 3 \text{ V}$, $\beta = 10$

Let maximum deviation,

$\Delta f = \beta f_m = 10 \times 600 = 6 \text{ kHz}$ ($\because \beta = \frac{\Delta f}{f_m}$)

Also $K_f = \frac{\Delta f}{V_m} = \frac{6 \times 10^3}{3} = 2 \text{ kHz/V}$ ($\because \Delta f = K_f V_m$)

② $f_m = 400 \text{ Hz}$, $V_m = 5 \text{ V}$, $\beta = ?$

We have, $\Delta f = K_f V_m = 2 \times 10^3 \times 5 = 10 \text{ kHz}$

Now $\beta = \frac{\Delta f}{f_m} = \frac{10 \times 10^3}{400} = 25$

③ A carrier wave of amplitude 3V & frequency 10MHz is frequency modulated by a sinusoidal signal of 6V & freq 5kHz. Find the frequency deviation & BL. Given constant = 1 kHz/Volt.

Sol.

Given $V_c = 3 \text{ V}$, $f_c = 10 \times 10^6 \text{ Hz}$, $V_m = 6 \text{ V}$, $f_m = 5 \text{ kHz}$.

$\Delta f = ?$, $BL = ?$, $K_f = 1 \text{ kHz/V}$

$\Delta f = K_f V_m = 1 \times 10^3 \times 6 = 6 \text{ kHz}$ | $BL = 2(\Delta f + f_m) = 11 \text{ kHz}$

29) An AM broadcasting station broadcasts with an average transmitted power of 200W at a modulation index of 60%. Find the transmission power efficiency & the average power in carrier.

Sol: $P_t = 200W$, $m = 60\% = 0.6$

Carrier Power $P_c = \frac{P_t}{1 + \frac{m^2}{2}} = \frac{200}{1 + \frac{0.6^2}{2}} = 169.49W$

Transmission Power efficiency

$$\eta = \frac{m^2}{2 + m^2} = 0.1525 \text{ @ } \underline{\underline{15.25\%}}$$

30) The carrier frequency in an FM Modulator is 10MHz & modulating freq is 20kHz. What are the first three upper sideband & lower sideband frequencies?

Sol Given $f_m = 20kHz$, $f_c = 10MHz$

Upper sideband frequencies

① $f_{USO1} = f_c + f_s = 10 \times 10^6 + 2 \times 10^3 = 10.002MHz = f_{USO1}$

② $f_{USO2} = f_c + 2f_s = 10 \times 10^6 + 2 \times 2 \times 10^3 = 10.004MHz = f_{USO2}$

③ $f_{USO3} = f_c + 3f_s = 10 \times 10^6 + 3 \times 2 \times 10^3 = 10.006MHz = f_{USO3}$

Lower sideband frequencies

④ $f_{LSO1} = f_c - f_s = 10 \times 10^6 - 2 \times 10^3 = 9.998MHz //$

⑤ $f_{LSO2} = f_c - 2f_s = 10 \times 10^6 - 2 \times 2 \times 10^3 = 9.996MHz //$

⑥ $f_{LSO3} = f_c - 3f_s = 10 \times 10^6 - 3 \times 2 \times 10^3 = 9.994MHz //$

31) In an FM SLM, when the audio freq is 500Hz & the AF voltage is 2.4V, the frequency deviation is

4.8 KHz. If the AF voltage is now increased to 7.2V, what is the new frequency deviation? If the AF voltage is raised to 10V while the AF is dropped to 200Hz, what is the deviation? Find the modulation index in each case.

Sol: Given $f_m = 500 \text{ Hz}$, $V_{m1} = 2.4 \text{ V}$, $\Delta f_1 = 4.8 \text{ KHz}$, $\beta_1 = ?$

① $V_{m2} = 7.2 \text{ V}$, $\Delta f_2 = ?$ $\beta_2 = ?$

② $V_{m3} = 10 \text{ V}$, $\Delta f_3 = ?$, $f_{m3} = 200 \text{ Hz}$, $\beta_3 = ?$

① $\beta_1 = \frac{\Delta f_1}{f_{m1}} = \frac{4.8 \times 10^3}{500} = 9.6$

② $\Delta f_2 = K_f V_{m2} = 2 \times 10^3 \times 7.2 = 14.4 \text{ KHz}$

$\beta_2 = \frac{\Delta f_2}{f_m} = \frac{14.4 \times 10^3}{500} = 28.8$

$K_f = \frac{\Delta f}{V_m}$
 $= \frac{4.8 \times 10^3}{2.4}$

$= 2 \text{ KHz/V}$

③ $\Delta f_3 = K_f V_{m3} = 2 \times 10^3 \times 10 = 20 \text{ KHz}$

$\beta_3 = \frac{\Delta f_3}{f_{m3}} = \frac{20 \times 10^3}{200} = 100\%$

② A carrier wave of 10V & 10MHz is amplitude modulated by AF signal of 4KHz. Write the eqn of AM wave with modulation of 50%.

Sol: Given $V_c = 10 \text{ V}$, $f_c = 10 \text{ MHz}$, $f_m = 4 \text{ KHz}$, $m = 50\%$
 $= 0.5$

AM wave is,

$V(t) = (V_c + V_m \sin \omega_m t) \sin \omega_c t$

$$V(t) = [10 + 5 \sin(2\pi \times 4 \times 10^3 t)] \sin(2\pi \times 10 \times 10^6 t)$$

①

$$V(t) = V_c (1 + m \sin \omega_m t) \sin \omega_c t$$

$$m = \frac{V_m}{V_c}$$

$$\Rightarrow V_m = m V_c$$

$$= 0.5 \times 10$$

$$V_m = 5V$$

$$V(t) = 10 [1 + 0.5 \sin(2\pi \times 4 \times 10^3 t)] \sin(2\pi \times 10 \times 10^6 t)$$

②

$$V(t) = V_c \sin \omega_c t + \frac{m V_c}{2} \cos(\omega_c - \omega_m) t - \frac{m V_c}{2} \cos(\omega_c + \omega_m) t$$

$$\omega_m = 2\pi f_m$$

$$\omega_c = 2\pi f_c$$

$$V(t) = 10 \sin(2\pi \times 10 \times 10^6 t) + \frac{0.5 \times 10}{2} \cos(2\pi \times 10 \times 10^6 - 2\pi \times 4 \times 10^3) t$$

$$- \frac{0.5 \times 10}{2} \cos(2\pi \times 10 \times 10^6 + 2\pi \times 4 \times 10^3) t$$

$$\Rightarrow V(t) = 10 \sin(2\pi \times 10^7 t) + 2.5 \cos[2\pi(10^7 - 4 \times 10^3) t] - 2.5 \cos[2\pi(10^7 + 4 \times 10^3) t]$$

33) A 20 MHz, 3V carrier is modulated by a 1 kHz signal. The maximum frequency deviation is 10 kHz & the same modulation index is used for both FM & PM. Write expressions for FM & PM

Sol: Given $f_c = 20 \times 10^6 \text{ Hz}$, $V_c = 3V$, $f_m = 1 \times 10^3 \text{ Hz}$, $\Delta f = 10 \times 10^3 \text{ Hz}$

$$\beta = m_p = \frac{\Delta f}{f_m} = \frac{10 \times 10^3}{1 \times 10^3} = 10$$

$$\text{FM wave, } V(t) = V_c \cos[2\pi f_c t + \beta \sin(2\pi f_m t)]$$

$$\Rightarrow V(t) = 3 \cos[2\pi \times 20 \times 10^6 t + 10 \sin(2\pi \times 10^3 t)]$$

$$\text{PM wave, } V(t) = V_c \cos(\omega_c t + m_p \cos \omega_m t)$$

$$\Rightarrow V(t) = 3 \cos[2\pi \times 20 \times 10^6 t + 10 \cos(2\pi \times 10^3 t)]$$

$$(\because \omega_m = 2\pi f_m \text{ \& } \omega_c = 2\pi f_c)$$

TRANSDUCERS

①

www.aktutor.in

Syllabus: Introduction, Passive Electrical transducers, Resistive transducer, Resistance Thermometer, Thermistor, Linear Variable Differential Transformer (LVDT) Active Electrical Transducer, Piezoelectric transducer, Photoelectric transducer.

* Definition of transducer:

A transducer is a device which converts energy @ information from one form to another.

①

A transducer is a device which converts a physical quantity @ non electrical quantity (temperature, pressure, displacement, force, sound, light etc) into electrical signal (either voltage @ current)

Note:

① Classification of transducers:

④ Based on the role of transducer:

- Input transducer (Instrument transducer)
- Output transducer (Power transducer)

→ An input transducer can be used as a measurement device.

→ An output transducer delivers output signals like force, torque, pressure @ displacement when the electrical signal is applied as an input.

⑤ Based on the operation:

(Externally Powered)

- Active transducer (Self-generating) & Passive transducer

→ Active transducer develop the ~~or~~ voltage @ current by absorbing the energy needed from the measurand (input)

Ex: Thermo-couple, Piezo electric transducer, Photo-electric cell & photovoltaic cell.

→ Passive transducer accepts energy from an external source to produce output signal (they may absorb some energy from the measurand) (depend on change in R, L, C)

Ex: Resistance strain gauge, thermistor, Linear variable differential transformer (LVDT), Hall effect sensor, & photomultiplier tube

③ Based on output signal:

● Mechanical transducer & Electrical transducer

→ Mechanical transducer produces mechanical nature signal at its output. (Primary transducer)

→ Electrical transducer produces electrical signal at its output. (Secondary transducer)

④ Based on the nature of output: ● Analog transducer
↳ Digital transducer

② Sensor & transducer:


→ Sensor (Primary sensing element) is used to detect any quantity and report it in another form of energy (usually electrical signal)

Ex: Intensity & Luminance of a source may be measured by sensor.

→ Transducer converts a signal from one form to another form of energy (Transduction element) (one type to another type)

Ex: Temperature is measured by transducer.

③ Block diagram of transducer Model (Fig 1) (Electrical transducer)



④ Transducer Connected in Series




Fig ②: Transducer connected in Series

⑤ Measurements: (Quantity to be measured):

Displacement, Position, Velocity, acceleration, Force, Load, Strain, Rotation, encoding, Vibrations, Flow, Vacuum, temperature, Pressure, Medical imaging, Acoustic fields, Magnetic field, Torque, PH and Partial Pressure of O_2 and CO_2 in blood etc

⑥ Advantages & Disadvantages of electrical transducers

→ Advantages

- ① Amplification & attenuation of electrical signal can be easily done.
- ② Can be controlled with a very small level of power.
- ③ Mass-inertia effects are minimized.
- ④ Effect of friction are minimized.
- ⑤ The electrical signal can be easily used, transmitted, and processed for the purpose of measurement.
- ⑥ ~~No~~ No mechanical wear and tear.

→ Disadvantages


- ① Sensors and signal processing circuits are comparatively expensive.
- ② Less reliable (sometimes) because of ageing & drift of active components.

- ⑦ Desirable Properties of Good Transducer ⑧
Parameters of Transducer ⑨ Requirements of Transducer
- ① Linearity: The input-output characteristics should be linear.
 - ② Ruggedness: It should be capable of withstanding overload.
 - ③ Dynamic Response (Dynamic range): It must operate smoothly (uniformly) over a wide range of frequencies.
 - ④ Repeatability (Precision): It should produce the same output ~~for~~ when the same input is applied repeatedly.
 - ⑤ Accuracy: It should produce high degree of accuracy.
 - ⑥ Stability & Reliability: The output should be independent of temperature, vibration & other environmental variations. (Error should be minimal)
 - ⑦ Residual deformation: It must retain its original shape and structure even after long period of usage.
 - ⑧ Physical Size: It must have minimal weight & volume.
 - ⑨ Range: It must cover a different range of measurand values.
 - ⑩ Input threshold: It must be possible to detect smallest value of the measurand quantity.
 - ⑪ Resolution: It should detect a small change in the measurand quantity.
 - ⑫ Loading effects: No loading effect should happen.
 - ⑬ Cost: It should be cost-effective.

* Electrical transducer


① Passive electrical transducer: The transducer that are based on the variation of the parameters (Resistance, Capacitance & Inductance) due to the application of any external stimulus are known as Passive transducer.

Passive transducer



② Active electrical transducer: The transducer which produces output ~~without~~ without external source are known as active transducer.

Active transducer



* Passive electrical transducer:

① Resistive transducer:

→ Resistive transducer are passive transducer, in which the resistance changes due to change in physical quantity sensed (measurand)

→ DC Resistance of any metal conductor is given by,

$$R = \frac{\rho L}{A} \text{ (\Omega)}$$

Where, ρ → Resistivity (Specific resistivity) of the conductor ($\Omega\text{-m}$)
L → Length of conductor (m)
A → Cross-sectional area of conductor (m^2)

→ Change in resistance occurs when the external stimulus (Physical phenomenon) input signal measured affects (changes) either the dimension (L or A) or the resistivity (ρ) of the element.

* For measurement of displacement, force, pressure, torque etc

When the resistive elements (conductors) are subjected to pressure, force, torque etc, the dimension (L or A) changes thereby resulting in change in resistance. Ex: Strain gauges

* For measurement of temperature

Variation in temperature causes change in the resistivity of the conductor thereby resulting in the change in resistance. Ex: Resistance thermometers.

→ Thermistor & Photoconductive transducer rely (work) on changing the concentration of charge carriers.

→ Resistive transducer (1) Resistive potentiometer consists of a resistive element provided with a sliding contact (wiper).

Motion of sliding contact may be translatory or rotational.




Fig 3: Resistive transducer

→ Merits & Advantages

- ① Easy to operate
- ② Simple in construction
- ③ Efficiency is very high
- ④ Inexpensive
- ⑤ Both AC and DC can be used
- ⑥ Speed of response is high
- ⑦ High resolution
- ⑧ Available in various sizes.

→ Demerits & Drawbacks & Disadvantages

- ① A large force is required to move the sliding contact (when potentiometer is used)
- ② The sliding contact (wiper) can wear out, become misaligned & generate noise.

⑤ Resistance Thermometers & Resistance temperature detectors (RTD)

→ Construction:

- The wire resistance thermometers usually consists of a coil wound on a mica & ceramic former.
- at room temp.




Fig ④: Resistance thermometer

- The coil is wound in bifilar form so as to make it non-inductive. The coils are available in different sizes & with resistance values ranging from 10 to 25K Ω .
- The resistive element is normally enclosed in a protective tube of Pyrex glass, porcelain, Quartz & nickel.
- The ~~element~~ is brought
- The tube is evacuated and sealed or filled with air or any other inert gas and kept around atmospheric pressure.

- The element is brought to contact with fluid whose temperature is to be measured.

→ Principle of operation:

- Resistance thermometer is used to measure the temp by measuring resistance in a wire
- The resistance of conductor changes when its temp changes.
- The resistive element is usually made of a solid material, a metal, metallic alloy or a semiconductor.
- Most commonly used materials for resistance thermometers are Platinum, Copper and Nickel.
- Platinum is used (most stable) predominantly.
- The resistivity of the metal increases with temperature (Positive temperature coefficient)
- The resistivity of the semiconductors & insulators generally decreases with temperature (Negative temperature coefficient)
- The resistance R_T of a resistance thermometer at any temperature $T(^{\circ}\text{C})$ is,

$$R_T = R_0(1 + \alpha T)$$

Where, $R_0 \rightarrow$ Resistance at 0°C (Ω)

$T \rightarrow$ Temperature in $^{\circ}\text{C}$

$\alpha \rightarrow$ Temperature coefficient of resistance ($1/^{\circ}\text{C}$)

$$\alpha = \frac{1}{\Delta T} \frac{\Delta R}{R_0}$$

Where, $\Delta T \rightarrow$ Change in temperature in $^{\circ}\text{C}$

$\Delta R/R_0 \rightarrow$ Fractional change in resistance.

$\Delta R \rightarrow$ Change in resistance (Ω)

- The Self-heating coefficient E is,

$$E = \frac{\Delta t}{R_T I^2}$$

Where, $\Delta t = (\text{Indicated temperature}) - (\text{Fluid temperature})$ (C)

$R_T \rightarrow$ Resistance of thermometer (Ω)

$I \rightarrow$ measurement current (A)

- Fig 5 shows the resistance thermometer with Wheatstone bridge.




Fig 5: Wheatstone bridge to measure change in R_T

When R_T changes due to change in temperature, the bridge is imbalanced, generating a voltage V_d which is amplified and measured.

- The three main categories of RTD are
 - Thin film
 - Wire-wound
 - Coiled elements


Advantages:

- High accuracy
- Excellent stability
- Excellent precision
- Linear temperature-resistance characteristics
- Rapid response
- Does not require temperature compensation
- Easy instal
- Wide operating range
- Low drift

→ Disadvantages:


- ① Expensive
- ② Requires bridge circuit and external power source
- ③ Possibility of self-heating
- ④ Large size
- ⑤ Lower sensitivity
- ⑥ Tends to drift years of use

B) Thermistor: → Symbol:



→ Construction:

- Thermistors are made up of oxides of Cobalt, nickel, copper, iron, uranium and manganese.
- Different structures of thermistor are shown in fig 7



① Rod ② Bead ③ Probe ④ Disc

Fig 7: Different structures of thermistors

- ① Rod: Diameter → 1.25mm - 4.25mm
Length → 12.5mm - 50mm
- ② Bead: Diameter → 0.15mm
- ③ Probe: Bead with glass coating
- ④ Disc: Diameter → 10mm

→ Principle of operation:

→ Thermistor word is derived from THERMally sensitive RESISTOR (not metal).


→ Thermistor is a two terminal semiconductor slab whose resistance decreases with increase in temperature unlike a metal. (negative temperature coefficient)

→ Fig 8 shows the temperature - resistance characteristic of a thermistor.

→ Thermistor has very high NTC (3-5% per °C)

→ The resistance of the thermistor is (at T(K))

$$R = R_0 e^{\beta \left(\frac{1}{T} - \frac{1}{T_0} \right)} \quad \text{--- ①}$$



Where, R_0 → Resistance at T_0 (K)

β → constant to be determined experimentally.

If T is large, then eqn ① reduces to.

$$R = R_0 e^{\beta/T} \quad \text{--- ②}$$

→ Applications:

- ① Thermistors are used in the measurement of
 - ① Temperature
 - ② Flow & Pressure
 - ③ Liquid level
 - ④ Voltage & Power
 - ⑤ Vacuum
 - ⑥ Thermal conductivity.
- ② It can be used as current limiting device for circuit protection (as replacement for fuses)
- ③ Used as timers
- ④ Used as heater in automotive industry to provide additional heat inside cabin with diesel engine
- ⑤ Used as temperature compensated Synthesizer Voltage Controlled oscillators.
- ⑥ Used in consumer appliances (Coffee makers, hair dryer etc)
- ⑦ Military ⑧ Medical electronics etc

→ Advantages

- ① Cost effective (Low cost)
- ② Small size
- ③ Fast response over a narrow temperature range
- ④ Good sensitivity (Sense very small changes in temp)
- ⑤ Higher accuracy
- ⑥ Rugged
- ⑦ Flexibility in configuration
- ⑧ Chemically stable

→ Disadvantages

- ① Temperature - resistance characteristic is non-linear.
- ② Not suitable for wide temperature range.
- ③ Need of shielded cables due to high resistance.
- ④ Self-heating
- ⑤ Moisture failures (non-glass only)

Note:

(RTD)

① Comparison between Resistance thermometers & thermistors

Parameter	Resistance thermometer	Thermistor.
① Principle of operation	Positive temperature of coefficient	Negative temperature of coefficient
② Characteristic	Linear	Non-linear (Exponential)
③ Sensitivity	Medium	High
④ Material	Pure metal (Platinum, copper & Nickel)	Ceramic & Polymer (Copper, iron, manganese etc)
⑤ Temperature range	Large (-200 to 650°C)	Limited (-100 to 325°C)
⑥ Accuracy	High	Moderate
⑦ Cost	High	Low

⑧ Size	Large	Small
⑨ Response Speed	High	High over a narrow temperature range
⑩ Type	Passive	Passive
⑪ Power required	Constant Voltage ① Current	Constant Voltage ② Current
⑫ Self-heating	No (Possibility Less)	Yes
⑬ Rugged	No	Yes
⑭ Packages	Not Flexible	Flexible

② Important Parameters

- ① Time constant: Time for resistance to fall from final value to 63% of the final value (Range: 1-50s)
- ② Dissipation factor: Power dissipated in Watt / °C temperature (Range: 1-10mW/°C)
- ③ Resistance ratio: Ratio of the resistance at 20°C to resistance at 125°C (Range: 3-60)


② Inductive transducers:

LVDT (Linear Variable Differential Transformer):

- LVDT works under the principle of mutual induction
- LVDT is a type of inductive transducer (electrical transformer) used for measuring displacement. (non-electrical energy (displacement) is converted into an electrical energy)
- Here the inductance is varied according to the physical quantity to be measured (measurand) ① displacement

→ Construction: (Fig 9)

- LVDT consists of a Primary coil (P), uniformly wound over a certain length of the plastic cylindrical former and two identical Secondary coils symmetrically wound on either side of the Primary coil and away from the centre.
- The Secondary coils ^(Equal no. of turns) are connected in series but in phase opposition so that the output voltage ^(V_o) will be difference between the individual voltages (V_{o1} & V_{o2}) induced in the secondary coils (hence the name differential transformer).
- A soft iron core (ferrous rod) is kept inside the plastic former & is free to move inside the former in either direction from the central (null) position.




Fig(9) : Construction of LVDT

→ Principle of operation (working) :

- When an AC voltage (50 Hz to 20 kHz) is applied to the Primary coil, an alternating magnetic field is induced, which in turn induces voltages (emf) in the Secondary coils whose value depends on the core position.
- Let us consider three cases :

Case 1: (Fig 10)

The induced voltages (EMF) in secondary windings are equal. ($V_{01} = V_{02}$)



∴ Output voltage V_o is

$$V_o = V_{01} - V_{02}$$

$$V_o = 0$$





Fig 10: Core in Centre Position

Case 2: (Fig 11)

The induced voltage (EMF) in secondary coil (S_1) is greater than EMF in secondary coil (S_2). ($V_{01} > V_{02}$)



∴ Output voltage V_o is

$$V_o = V_{01} - V_{02} \text{ (Positive)}$$





Fig 11: Core towards Secondary coil (S_1)

Case 3: (Fig 12)

The induced voltage (EMF) in secondary coil (S_2) is greater than EMF in secondary coil (S_1). ($V_{02} > V_{01}$)



∴ Output voltage V_o is

$$V_o = V_{02} - V_{01} \text{ (Positive)}$$

$$V_o = V_{01} - V_{02} \text{ (negative)}$$




Fig 12: Core towards Secondary coil (S_2)

• The transfer characteristic of LVDT is shown in fig(13)

→ Applications:

- ① Used to measure force
- ② Used to measure weight
- ③ Used to measure Pressure
- ④ Used to measure velocity, acceleration
- ⑤ Sensing vibrations
- ⑥ Used in all applications where displacement ranging from fraction millimeter to centimeters.




Fig 13: Transfer characteristic of LVDT

→ Advantages:

- ① Infinite resolution
- ② Linear
- ③ High output
- ④ High sensitivity
- ⑤ Ruggedness
- ⑥ Less friction (Less wear & tear)
- ⑦ Low power consumption
- ⑧ Low hysteresis
- ⑨ Good dynamic range
- ⑩ Relatively low cost
- ⑪ Robust
- ⑫ Short response time
- ⑬ No permanent damage (Exceed the designed range)


→ Disadvantages:

- ① Very high displacement is required for generating high voltage.
- ② Sensitive to magnetic field (Shielding is required)
- ③ Performance is affected by vibrations.
- ④ Greatly affected by temperature changes.
- ⑤ It can only run at speeds up to 1/10 to 1/50 of the excitation frequency (input).

* Active Electrical transducers:

① Piezoelectric transducers: → Construction & operation

*The ability of certain materials (Crystal & certain Ceramics)



#	Axis	
1	x	* Electric Polarization \vec{P} is
2	y	$\vec{P} = \vec{P}_{xx} + \vec{P}_{yy} + \vec{P}_{zz}$
3	z	
4		Shear around x
5		Shear around y
6		Shear around z

* The output voltage V_0 is,

$$V_0 = g \cdot t \cdot F \text{ (Volts)}$$

$$\text{When } = g \cdot t \cdot P \quad \left[g = \frac{K}{t} \right]$$

g → Voltage sensitivity (Vm/N)

F → Force (N)

P → Pressure (F/A) (N/m²)

A → Area of crystal (m²)

t → Thickness of the crystal (m)

K → Piezoelectric constant

Fig (14): Piezoelectric transducer

→ Advantages

- ① High frequency response
- ② Small size
- ③ High output
- ④ Light weight
- ⑤ Simple signal conditioning
- ⑥ Negligible phase shift
- ⑦ High mechanical rigidity (Rugged)
- ⑧ Linearity
- ⑨ Low leakage
- ⑩ High sensitivity
- ⑪ Wide measuring range
- ⑫ ultra low noise
- ⑬ Reliable & robust
- ⑭ Unaffected by external EM fields
- ⑮ Polarity sensitive

→ Disadvantages:

- ① cannot measure static conditions
- ② output affected by temp. changes.
- ③ output affected by long use or high temperatures

to produce electric charges (which in turn produce potential @ voltage) when mechanical stress is applied across them is called Piezoelectric effect @ Piezoelectricity & such crystals (materials) are

called Piezoelectric crystals (Piezoelectric transducers) (converts mechanical energy into electrical energy)

* The Piezoelectric effect is reversible, i.e. conversely, if a varying potential is applied to crystal, it will change the dimensions of the crystal.

* Voltage depends on the magnitude & direction of force applied to crystal.

* Materials exhibiting the piezoelectric phenomenon are Quartz, Rochelle salt, tourmaline, Ammonium Dihydrogen phosphate (ADP), Lithium Sulphate (LS) & Di Potassium Tartrate (DKT) etc

* The word Piezo- is derived from the Greek word 'Piezien', which means to squeeze @ press.

- * Types of Piezoelectric materials (tourmaline)
 - ① Natural crystals (Ex: Quartz, Rochelle salt)
 - ② Synthetic crystals (Ex: Lithium phosphate)
 - ③ Ferroelectric ceramics (Ex: Barium titanate)

* Based on the direction of force applied, there are three modes of operation.

- ① Thickness expansion mode
- ② Length expansion mode
- ③ Volume expansion mode

* Fig (14) shows piezoelectric transducers.

→ Applications

- ① It is used to measure force, pressure, acceleration, torque, strain & amplitude of vibration.
- ② Used in
 - Ⓐ Aircraft flight test
 - Ⓑ Generation of ultrasonic frequencies
 - Ⓒ Gas lighters
 - Ⓓ Electronic Cigarette Lighters
 - Ⓔ Aero-space
 - Ⓕ Medicine
 - Ⓖ Industry
 - Ⓗ Microphones
 - (i) Actuator

② Photo electric transducer:

→ Construction & Working

* If Light is incident on a metal surface, the entire quantum energy is converted into kinetic energy of the electron & helps the electron to move & contribute current in the metal. This is called Photoelectric effect

* According to operating principle, Photoelectric transducers may be grouped as follows.

- ① Photoemissive
- ② Photo Voltaic
- ③ Photo conductive (resistive)

* Photoemissive cell (Photoemissive transducer) (Photo tube)

- It consists of semi-cylindrical or V-shaped electrode (cathode) coated with a photoemissive material and an anode (thin wire), both enclosed in an evacuated glass bulb (Fig 15).

- When the light falls on the cathode, electrons are emitted and are attracted by the anode & hence current flows.

- Current depends on (i) Intensity of incident radiation & (ii) Anode - Cathode voltage.




Fig 15: Photoemissive Cell

* Photo Voltaic cell (Solar Cell)




Fig 16: Photo Voltaic transducer (Selenium) cell

- It consists of a metal electrode (bottom) on which a layer of Selenium is deposited, on the top of this a barrier layer is formed which is coated with a very thin layer of gold. (Fig 16)

- When light falls on Semiconductor (Selenium), a potential (voltage) is generated.

* Photo Conductive Cell @ Photo resistive cell : @

Light Dependent Resistor (LDR)




Fig 17: Photo Conductive transducer

- It consists of Semiconductor material (like Selenium, Cadmium Sulphide, Lead Sulphide and Thallium Sulphide) with two electrodes.

- When the light is illuminated on semiconductor material, its resistance decreases & current through the circuit increases.

→ Advantages

- ① Low cost
- ② Fast response
- ③ Sensitivity
- ④ Energy conversion efficient

→ Disadvantages

- ① Incident light must have enough energy to impart to electrons

→ Applications

① Photo-emissive cell

- ⓐ Photometry & Colorimetry
- ⓑ Sound reproduction from a motion-picture film
- ⓒ on & off-circuits
- ⓓ Automatic opening of door
- ⓔ sorting of objects on a conveyor belt.

② Photo-voltaic cell

- ⓐ Automatic Control Systems
- ⓑ Television circuits
- ⓒ Sound Motion Picture and reproducing equipment.
- ⓓ Solar vehicles, Solar lamps
- ⓔ Space crafts.

③ Photo-conductive cell

- ⓐ Detection of Ships & Aircrafts
- ⓑ Telephony by modulated infrared lights
- ⓒ optical communication systems
- ⓓ object counting in industry.

④ Thermoelectric transducer ⓐ Thermo Coupler ⓑ Thermocouple

→ It converts thermal energy & heat energy into electrical energy & vice versa.

→ It consists of two wires of different metals, joined together to form two junctions as shown in fig ①.

→ one of the two junctions is called the hot junction & the other is cold junction (reference junction)

→ There are four physical effects that contribute to the output voltage of the thermocouple.




Fig ①: Thermocouple

- (a) Seebeck effect
 (b) Peltier effect
 (c) Thomson effect } Thermodynamically reversible effects
 (d) Joule heating → Irreversible thermoelectric effect

(a) Seebeck effect:

→ It is the conversion of heat directly into electricity at the junction of different types of wire (at different temperatures)

→ In 1821, the German physicist Thomas Johann Seebeck discovered that a compass needle would be deflected by a closed loop formed by two different metals joined in two places, with a temperature difference between the joints (because of magnetic field)

→ EMF is given by, $E_{\text{emf}} = -S \nabla T$

Where, $S \rightarrow$ Seebeck effect @ Thermopower ($-100 \mu\text{V}/\text{K}$ to $1000 \mu\text{V}/\text{K}$)
 $\nabla T \rightarrow$ Gradient in temperature

(b) Peltier effect:

→ It is the reverse phenomenon of Seebeck effect

→ It is the conversion of electricity into heat (or cool)

→ The amount of heat liberated @ absorbed is proportional to the quantity of current that crosses the junction.

→ The amount of heat liberated @ absorbed when one ampere passes for a second is called the Peltier coefficient

→ Peltier heat generated at the junction per unit time is

$$\dot{Q} = (\Pi_A - \Pi_B) I$$

Where $\Pi_A (\Pi_B) \rightarrow$ Peltier coefficient of conductor A (B)

$I \rightarrow$ Electric current (from A to B)

© Thomson effect :

- It is also the reverse phenomenon of Seebeck effect.
- It is the conversion of electricity into heat.
- Ex: When a current flows through a copper conductor, having thermal gradient (temperature difference) along its length, heat is liberated at any point where the current is in the same direction as the heat flow, while heat is absorbed at any point when the current flows in the direction opposite to the flow of heat.
- Heat Production rate per unit volume,

$$\dot{Q} = -K J \cdot \nabla T$$

- K → Thomson coefficient
- ∇T → Temperature gradient
- J → current density.

→ First Thomson relation is,

$$K = \frac{d\pi}{dT} - S$$

<p><u>Applications of thermocouple</u> Steel industry, gas-bed heating, Thermoelectric refrigerator ⊕ generator, measurement of temperature and radiation.</p>
--

© Joule heating :

- It is irreversible thermoelectric effect.
- Heat is generated whenever a current is passed through a resistive material.
- The electric current 'I' is transformed into heat 'P' according to,

$$P = R I^2$$

- Where, P → Power (W)
- R → Electrical resistance of the conductor (Ω)
- I → Electric current (A).

Problems

- ① In a linear Voltage differential transformer (LVDT) the output voltage is 1.8V at maximum displacement. At a certain load the deviation from linearity is maximum and is $\pm 0.0045V$ from a straight line through the origin. Find the linearity at the given load.

Sol: Given $V_0 = 1.8V$, $\Delta V = \pm 0.0045V$

$$\therefore \text{Linearity} = \frac{\Delta V}{V_0} = \frac{\pm 0.0045}{1.8} = \pm 0.0025 = \pm 0.25\%$$

- ② A piezoelectric crystal measuring $6mm \times 6mm \times 1.8mm$ is used to measure force. Its voltage sensitivity is $0.055V/m/N$. Calculate the force if voltage developed is 120V.

Sol: Given $A = 6mm \times 6mm$, $t = 1.8mm$,
 $g = 0.055V/m/N$, $V_0 = 120V$

Wkt $V_0 = g t P$

$$\Rightarrow P = \frac{V_0}{g t} = \frac{120}{0.055 \times 1.8 \times 10^{-3}} = 1.212 \text{ MN/m}^2$$

$$\therefore \text{Force, } F = PA = 1.212 \times 10^6 \times 6 \times 10^{-3} \times 6 \times 10^{-3}$$

$$F = 43.63N$$

① Equation of straight line.

① $y = mx + c$ ② $\frac{y_2 - y_1}{y_2 - y_1} = \frac{x_2 - x_1}{x_2 - x_1}$ ③ $\frac{x}{a} + \frac{y}{b} = 1$

④ $y = mx$ ⑤ $y - y_1 = m(x - x_1)$ ⑥ $x \cos \theta + y \sin \theta = p$

⑦ $Ax + By + C = 0$

⑧ $\cos 2\theta = 1 - 2\sin^2 \theta$, $\cos 2\theta = 2\cos^2 \theta - 1$

$\cos 2\theta = \cos^2 \theta - \sin^2 \theta$

⑨ $\int \sin \theta d\theta = -\cos \theta$, $\int \cos \theta = \sin \theta$, $\int t dt = \frac{t^2}{2}$

$\int k dt = kt$

⑩ $\cos 0 = 1$, $\cos \frac{\pi}{2} = 0$, $\cos \pi = -1$, $\cos \frac{3\pi}{2} = 0$, $\cos 2\pi = 1$

$\sin 0 = 0$, $\sin 90^\circ = 1$, $\sin 180^\circ = 0$, $\sin 270^\circ = -1$, $\sin 360^\circ = 0$

⑪ Any finite non-zero $\frac{\infty}{\infty} = 0$

⑫ $\frac{d}{dt}(\sin t) = \cos t$ $\frac{d}{d\theta}(\sin \omega\theta) = \omega \cos \omega\theta$

$\frac{d}{dt}(\cos \omega t) = -\omega \sin \omega t$, $\frac{d}{dt}(t) = 1$, $\frac{d}{dt}(k) = 0$

⑬ $\sin(A+B) = \sin A \cos B + \cos A \sin B$

$\sin(A-B) = \sin A \cos B - \cos A \sin B$

$\cos(A+B) = \cos A \cos B - \sin A \sin B$

$\cos(A-B) = \cos A \cos B + \sin A \sin B$

$\sin A \sin B = \frac{1}{2} [\cos(A-B) - \cos(A+B)]$

$$\cos A \cos B = \frac{1}{2} [\cos(A+B) + \cos(A-B)]$$

$$\sin A \cos B = \frac{1}{2} [\sin(A+B) + \sin(A-B)]$$

① K - Kilo - 10^3

M - Mega - 10^6

G - Giga - 10^9

m - milli - 10^{-3}

μ - micro - 10^{-6}

n - nano - 10^{-9}

p - pico - 10^{-12}

f - femto - 10^{-15}

Formulae : Introduction

③

www.aktutor.in

- ① Mass of Proton = Mass of neutron = $1.672 \times 10^{-27} \text{ kg}$
- ② Mass of electron = $9.1 \times 10^{-31} \text{ kg}$
- ③ Charge of an electron = $-1.602 \times 10^{-19} \text{ C}$
- ④ Charge of Proton = $1.602 \times 10^{-19} \text{ C}$
- ⑤ Atomic Weight @ Atomic mass = Number of Protons + Number of Neutrons
- ⑥ Atomic number = Number of Protons @ electrons
- ⑦ Amount of energy emitted @ absorbed = $W_2 - W_1 = hf$ (Joules)
- ⑧ Planck's constant, $h = 6.626 \times 10^{-34} \text{ Js}$
- ⑨ Energy of an electron, $E_n = -21.76 \times 10^{-19} \frac{Z^2}{n^2}$ (Joules)

$$\textcircled{a}$$

$$= -\frac{21.76 \times 10^{-19}}{1.6 \times 10^{-19}} \frac{Z^2}{n^2} \textcircled{b} = -13.6 \frac{Z^2}{n^2} \text{ (eV)}$$
- ⑩ $1 \text{ eV} = 1.602 \times 10^{-19} \text{ Joules}$
- ⑪ conductance, $G = \frac{1}{R}$ S @ mho @ Ω^{-1} , $R \rightarrow$ Resistance (Ω)
- ⑫ Conductivity $\sigma = \frac{1}{\rho}$ S/m @ Ω^{-1}/m , $\rho \rightarrow$ Resistivity ($\Omega \text{ m}$)
- ⑬ KCL: $\sum I = 0$
- ⑭ KVL: $\sum V + \sum IR = 0$
- ⑮ RMS Voltage, $V_{\text{rms}} = \frac{V}{\sqrt{2}}$
- ⑯ Angular frequency $\omega = 2\pi f$ (rad/s)

$f \rightarrow$ Linear frequency (cycles/s) @ (Hz)

③ Pressure $P = \frac{\text{Force}}{\text{Area}}$

① $V_{\eta} = \begin{cases} 0.3V & \text{for Ge} \\ 0.7V & \text{for Si} \end{cases}$, $I_0 = \begin{cases} 1\mu A & \text{for Ge} \\ 100nA & \text{for Si} \end{cases}$, $V_{RR} = \begin{cases} 50V & \text{for Ge} \\ 75V & \text{for Si} \end{cases}$

② (Decrease) Change in Barrier Voltage. (for Ge & Si).

$$\Delta V_{\eta} = -0.002 \Delta t$$

Here, $\Delta t \rightarrow$ (Increase) in temperature (in $^{\circ}C$)
change

③ Diffusion capacitance,

$$C_D = \frac{I I_F}{V_F} = \frac{I I_F}{\eta V_T}$$

Transition capacitance

$$C_T = \frac{K}{(V_a - V)^{\eta}}$$

④ Reverse current at T_2 is,

$$I_0(T_2) = I_0(T_1) \left[2^{(T_2 - T_1)/10} \right]$$

⑤ Shockley equation,

$$I_D = I_0 (e^{V_D / \eta V_T} - 1), \quad \eta = \begin{cases} 1 & \text{for Ge} \\ 2 & \text{for Si} \end{cases}$$

⑥

$$V_D = \eta V_T \ln \left(\frac{I_D}{I_0} + 1 \right)$$

$$V_T = \frac{kT}{q}, \quad k = 1.38 \times 10^{-23} \text{ J/K}$$

$$T(K) = 273 + T(^{\circ}C)$$

⑥ Power, $P = VI = I^2R = V^2/R$

⑦ Minimum fall time, $t_{F(\min)} = 10 \tau_{rr}$.

$\tau_{rr} \rightarrow$ Reverse recovery time

⑧ Power dissipation at $T_2(^{\circ}C)$,

$$P_2 = P_1(\text{at } T_1) - D \times \Delta T$$

$D \rightarrow$ Derating factor ($W/^{\circ}C$)

$\Delta T \rightarrow (T_2 - T_1)$

⑨ Diode Voltage drop at any temperature ($T_2^{\circ}C$),

$$V_{F2} = V_{F1} (\text{at } T_1) + [AT (\Delta V_F / ^\circ C)]$$

$$\Delta V_F / ^\circ C \rightarrow \begin{cases} -1.8 \text{ mV}/^\circ C \text{ for Si} \\ -2.02 \text{ mV}/^\circ C \text{ for Ge} \end{cases}$$

- ⑩ Dynamic resistance of a forward biased diode at any temperature. (Sometimes called as Pure ac resistance)

$$r_d' = \frac{26 \text{ mV}}{I_F} \left(\frac{T + 273^\circ \text{C}}{298^\circ \text{C}} \right)$$

- ⑪ Dynamic forward resistance (from characteristics).

$$r_d = \frac{\Delta V_F}{\Delta I_F} = \frac{1}{\text{Slope of forward characteristic}} = \frac{V_{F2} - V_{F1}}{I_{F2} - I_{F1}}$$


- ⑫ Semiconductor substrate resistance.

$$r_{\text{substrate}} = r_d - r_d'$$

- ⑬ DC Static resistance

$$R_F = \frac{V_F}{I_F}$$

$$R_R = \frac{V_R}{I_R}$$

- ⑭
- 
- $$I = \frac{V_1 - V_2}{R} \quad \left(\text{Ohm's law } V = IR \text{ } \odot \right)$$
- $$I = \frac{V_2 - V_1}{R} \quad \left(I = V/R \right)$$

- ⑮ DC load line End Points

$$A(V, 0) = A(V_F, 0), \quad B(0, I_F) = B\left(0, \frac{V}{R}\right)$$

- ⑯ TUF = $\frac{\text{DC Power delivered to load}}{\text{AC rating of the transformer secondary}}$

For HLR, TUF = 0.287, For FLR, TUF = 0.693.

For FBR: TUF = 0.812

(i) Instantaneous secondary voltage of transformer.

$$V_2 = \frac{N_2}{N_1} V_1 = \frac{N_2}{N_1} V_m \sin \omega t$$

(ii) HBR ($R_s = 0$)

Current through diode.

$$i_o = \begin{cases} I_m \sin \omega t & ; 0 \leq \omega t \leq \pi \\ 0 & ; \pi \leq \omega t \leq 2\pi \end{cases}$$

(iii) Peak load current. $I_m = \frac{V_m}{R_f + R_L}$

$$I_{dc} = \frac{I_m}{\pi}, \quad V_{dc} = \frac{V_m/\pi}{1 + R_f/R_L}, \quad V_{rms} = \frac{V_m/2}{1 + R_f/R_L}, \quad I_{rms} = \frac{I_m}{2}$$

$$\eta = 48.3\%, \quad \eta = \frac{P_{ac}}{P_{dc}} = \frac{I_{ac}}{I_{dc}}, \quad I_{rms}^2 = I_{dc}^2 + I_{ac}^2$$

$$V_{rms}^2 = V_{ac}^2 + V_{dc}^2, \quad \eta = \frac{P_{ac}}{P_{dc}} = \frac{40.6\%}{1 + R_f/R_L}, \quad P_{IV} = V_m$$

$$\% \text{ Regulation} = \frac{R_f}{R_L} \times 100, \quad f_{out} = f_{in}$$

Ideally, $R_f = 0$

FWR (Assuming transformer secondary resistance (R_s) = 0)

$$i_o = I_m \sin \omega t, \quad 0 \leq \omega t \leq \pi, \quad I_m = \frac{V_m}{R_f + R_L}$$

$$I_{dc} = \frac{2I_m}{\pi}, \quad V_{dc} = \frac{2V_m/\pi}{1 + R_f/R_L}, \quad I_{rms} = \frac{I_m}{\sqrt{2}}, \quad V_{rms} = \frac{V_m/\sqrt{2}}{1 + R_f/R_L}$$

$$\eta = 81.2\%, \quad \eta = \frac{81.2\%}{1 + R_f/R_L}, \quad \% \text{ Regulation} = \frac{R_f}{R_L} \times 100$$

$$PIV = 2V_m, \quad f_{out} = 2f_{in}$$

FWBR (Assuming $R_s = 0$)

$$23) I_o = I_m \sin \omega t : 0 \leq \omega t \leq \pi, \quad I_m = \frac{V_m}{2R_f + R_L}$$

$$I_{dc} = \frac{2I_m}{\pi}, \quad V_{dc} = \frac{2V_m/\pi}{1 + 2(R_f/R_L)}, \quad I_{rms} = \frac{I_m}{\sqrt{2}}$$

$$V_{rms} = \frac{V_m/\sqrt{2}}{1 + 2(R_f/R_L)}, \quad \eta = 48.3\%, \quad \eta = \frac{81.2\%}{1 + 2(R_f/R_L)}$$

$$\% \text{ Regulation} = \frac{2R_f}{R_L} \times 100, \quad PIV = V_m, \quad f_{out} = 2f_{in}$$

2) Reactance of a capacitor, discharging time

$$X_c = \frac{1}{2\pi f c}, \quad t_d = C R_L$$

3) HWB with 'C' filter

$$\eta = \frac{1}{2\sqrt{3} f R_L C}, \quad V_{r(p-p)} = \frac{I_{dc}}{f C} = \frac{V_{dc}}{f C R_L}$$

$$V_{dc} = V_m - \frac{I_{dc}}{2f C} = V_m - \frac{V_{dc}}{2f C R_L} = \frac{V_m}{1 + \frac{1}{2f C R_L}}$$

4) FWCTR & FWBR with 'C' filter

$$\eta = \frac{1}{4\sqrt{3} f R_L C}, \quad V_{r(p-p)} = \frac{I_{dc}}{2f C} = \frac{V_{dc}}{2f C R_L}$$

$$V_{dc} = V_m - \frac{I_{dc}}{4f C} = V_m - \frac{V_{dc}}{4f C R_L} = \frac{V_m}{1 + \frac{1}{4f C R_L}}$$

5) Zener diode voltage regulator (No load)

$$I_{zk} < I_z < I_{zm}, \quad R_1 = \frac{V_s - V_z}{I_z}, \quad P_{R_1} = I_z^2 R_1$$

$$I_{zm} = \frac{V_{sm} - V_z}{R_1}, \quad I_{z \text{ max}} = \frac{V_{s \text{ max}} - V_z}{R_1}, \quad V_o = V_z$$

Zener diode voltage regulator (With load)

$$I_1 = I_Z + I_L, \quad I_1 = \frac{V_S - V_Z}{R_1}, \quad I_1 = I_{Zmin} + I_{Lmax}$$

$$I_1 = I_{ZM}, \quad I_{ZM} = I_{Zmin} + I_{Lmax}, \quad I_{ZM} = \frac{V_S - V_Z}{R_1}$$

$$R_1 = \frac{V_S - V_Z}{I_{ZM}}$$

$$I_Z = \left(\frac{V_S - V_Z}{R_1} \right) - I_L, \quad R_{1(max)} = \frac{V_{Smin} - V_Z}{I_{Zmin} + I_{Lmax}}$$

$$R_{1(min)} = \frac{V_{Smax} - V_Z}{I_{Zmax} + I_{Lmin}}, \quad I_{ZT} = 20mA, \quad I_{Zmin} = 5mA$$

Source effect = ΔV_o for a 10% change in V_S

$$\text{line regulation} = \frac{\Delta V_o \text{ for a 10\% change in } V_S}{V_o} \times 100\%$$

Load effect = ΔV_o for $\Delta I_{L(max)}$

$$\text{Load regulation} = \frac{\Delta V_o \text{ for } \Delta I_{L(max)}}{V_o} \times 100\%$$

Transistors

$$I_E = I_B + I_C, \quad I_{BE} = \begin{cases} 0.3V \text{ for Ge} \\ 0.7V \text{ for Si} \end{cases} \quad V_{CE} = 3 \text{ to } 20V$$

$$I_C = \alpha I_E + I_{CBO} = \frac{\alpha}{1-\alpha} I_B = \beta I_B + I_{CEO}$$

$$I_{CEO} = (1 + \beta) I_{CBO}$$

$$h_{fe} = \alpha = \frac{I_C}{I_E}, \quad \beta = \frac{I_C}{I_B} = h_{\beta e}, \quad \gamma = \frac{I_E}{I_B} = h_{\beta c}$$

$$\alpha = \frac{\beta}{1 + \beta}, \quad \beta = \frac{\alpha}{1 - \alpha}, \quad \gamma = 1 + \beta, \quad \beta = \gamma - 1$$

$$\alpha = \frac{\gamma - 1}{\gamma}, \quad \gamma = \frac{\beta}{\alpha}$$

$$R_i = \frac{\Delta V_{in}}{\Delta I_{in}} \Big|_{V_{out} = \text{constant}}$$

$$R_o = \frac{\Delta V_{out}}{\Delta I_{out}} \Big|_{I_{in} = \text{constant}}$$

$$P_{D(max)}(T_2^\circ\text{C}) = P_{D(max)}(T_1^\circ\text{C}) - DF(T_2 - 25)$$

$$A_v = \frac{V_{out}}{V_{in}}$$

$$0 \leq \alpha \leq 1, \quad \beta > 1$$

BJT Biasing① Stability factor

$$S = \frac{dI_C}{dI_{C0}} \text{ at constant } I_B \text{ \& } \beta$$

$$V_{BE} = \begin{cases} 0.3V \text{ for Ge} \\ 0.7V \text{ for Si} \end{cases}, \quad V_{CE} = \begin{cases} 0.5V \text{ for Ge} \\ 1V \text{ for Si} \end{cases}$$

② DC load line end points

$$A(V_{CE}, 0) = A(V_{CC}, 0), \quad B(0, I_C) = B(0, \frac{V_{CC}}{R_C})$$

③ Base - bias

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$I_C = h_{FE} I_B = \beta I_B$$

$$V_{CE} = V_{CC} - I_C R_C$$

Design of Base - bias

$$\textcircled{1} R_B = \frac{V_{CC} - V_{BE}}{I_B}$$

$$\textcircled{2} I_B = \frac{I_C}{h_{FE}}$$

$$\textcircled{3} R_C = \frac{V_{CC} - V_{CE}}{I_C}$$

Q Point (V_{CE}, I_C) , $S = 1 + \beta$

④ Voltage - dividerApproximate method

$$I_2 = \frac{V_{CC}}{R_1 + R_2}$$

$$V_B = \frac{V_{CC}}{R_1 + R_2} R_2$$

$$V_E = V_B - V_{BE}$$

$$I_E = \frac{V_B - V_{BE}}{R_E}$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E), \quad V_C = V_{CC} - I_C R_C \text{ \& } V_{CE} + V_E$$

Exact method

$$V_T = \frac{V_{CC} R_2}{R_1 + R_2}, \quad R_T = \frac{R_1 R_2}{R_1 + R_2}, \quad I_B = \frac{V_T - V_{BE}}{R_T + R_E(1 + h_{FE})}$$

$$I_C = h_{FE} I_B, \quad V_{CE} = V_{CC} - I_C R_C - I_E R_E, \quad V_E = I_E R_E$$

$$V_C = V_{CE} + V_E = V_{CC} - I_C R_C, \quad V_B = V_{CE} + V_E$$

Design of Voltage-divider

$$I_2 = \frac{I_C}{10}, \quad V_E \gg V_{BE}, \quad R_E = \frac{V_E}{I_C}, \quad R_2 = \frac{V_B}{I_2}, \quad R_1 = \frac{V_{CC} - V_B}{I_2}$$

$$R_C = \frac{V_{CC} - V_{CE} - V_E}{I_C}$$

Q-Point

Q(V_{CE}, I_C)

Stability factor

$$S = \frac{1 + \beta}{1 + \beta \left(\frac{R_E}{R_E + R_{TH}} \right)}$$

D

Base-bias

Percentage change in I_C.

$$\Delta I_C(\%) = \frac{I_C(T_2^\circ C) - I_C(T_1^\circ C)}{I_C(T_1^\circ C)} \times 100$$

Percentage change in V_{CE}

$$\Delta V_{CE}(\%) = \frac{V_{CE}(T_2^\circ C) - V_{CE}(T_1^\circ C)}{V_{CE}(T_1^\circ C)} \times 100$$

Introduction to Operational Amplifier

① $V_o = A_d V_d + A_{cm} V_{cm}$, $\text{CMRR} = \frac{A_d}{A_{cm}} \left(1 + \frac{1}{\text{CMRR}} \frac{V_{cm}}{V_d}\right)$

$V_d = V_1 - V_2$, $V_{cm} = \frac{V_1 + V_2}{2}$

② $A_d(\text{dB}) = 20 \log_{10}(A_d)$, $A_d = \frac{V_o}{V_d} = \frac{V_o}{V_1 - V_2}$

$A_{cm}(\text{dB}) = 20 \log_{10}(A_{cm})$, $A_{cm} = \frac{V_o}{V_{cm}} = \frac{V_o}{(V_1 + V_2)/2}$

③ $\text{CMRR} = \frac{A_d}{A_{cm}}$, $I_{io} = |I_1 - I_2|$, $I_{ib} = \frac{I_1 + I_2}{2}$

④ $\text{SR} = \left. \frac{dV_o}{dt} \right|_{\text{max}} = (2\pi V_m) f_{\text{max}} = V_m (\omega_{\text{max}})$ $\text{SR} = 2\pi V_m f_{\text{max}}$
⑤ $\omega_{\text{max}} = \frac{\text{SR}}{V_m}$

⑥ $\text{SVRR (PSRR)} = \frac{\Delta V_{io}}{\Delta V}$

⑦ Virtual ground concept: $V_1 = V_2$

⑧ Voltage follower $V_o = V_i$, $A_v = 1 = \frac{V_o}{V_i}$

⑨ Inverting amplifier

$V_o = -\left(\frac{R_f}{R_i}\right) V_i$, $A_v = \frac{V_o}{V_i} = -\frac{R_f}{R_i}$

⑩ Non-inverting amplifier

$V_o = \left(1 + \frac{R_f}{R_i}\right) V_i$, $A_v = \frac{V_o}{V_i} = 1 + \frac{R_f}{R_i}$

⑪ Inverting summer

$V_o = -\left(\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \dots + \frac{R_f}{R_n} V_n\right)$

11) Non-inverting Sumner

$$V_o = \frac{(1 + R_f/R) V_1}{(1 + R_1/R_2)} + \frac{(1 + R_f/R) V_2}{(1 + R_2/R_1)}$$

12) Subtractor

$$V_o = V_2 - V_1 \quad \text{or} \quad \frac{R_f}{R} (V_2 - V_1)$$

13) Differentiator

$$V_o = -RC \frac{dV_i}{dt}$$

(ii) Integrator


$$V_o = -\frac{1}{RC} \int V_i dt + V_o(0)$$

14) Total gain of a circuit consisting of two circuits with gains A_1 & A_2 is,

$$A = A_1 A_2$$

15) Input currents of an op-amp.

$$I_1 = I_{ib} + \frac{I_{io}}{2} \quad I_2 = I_{ib} - \frac{I_{io}}{2}$$

16)  $i = C \frac{d(V_1 - V_2)}{dt}$

1) NOT gate, AND gate, OR gate, NAND gate, NOR gate
 $Y = \bar{A}$ $Y = AB$ $Y = A+B$ $Y = \overline{AB}$ $Y = \overline{A+B}$

EX-OR gate EX-NOR gate

$$Y = \bar{A}B + A\bar{B}$$

$$Y = \overline{\bar{A}B + A\bar{B}}$$

$$Y = \bar{A}\bar{B} + AB$$

$$Y = \overline{\bar{A}\bar{B} + AB}$$

Boolean laws

$$1 \cdot A = A, \quad 0 \cdot A = 0, \quad A \cdot A = A, \quad A \cdot \bar{A} = 0, \quad AB = BA$$

$$(AB)C = A(BC), \quad A+BC = (A+B)(A+C), \quad A(A+B) = A$$

$$0+A = A, \quad 1+A = 1, \quad A+A = A, \quad A+\bar{A} = 1, \quad A+B = B+A$$

$$(A+B)+C = A+(B+C), \quad A(B+C) = AB+AC, \quad A+AB = A$$

$$\bar{\bar{A}} = A, \quad \bar{0} = 1, \quad \bar{1} = 0$$

De-Morgan's Law

$$\overline{A+B+C+\dots+N} = \bar{A} \cdot \bar{B} \cdot \bar{C} \dots \bar{N}$$

$$\overline{A \cdot B \cdot C \dots N} = \bar{A} + \bar{B} + \bar{C} + \bar{D} + \dots + \bar{N}$$

Half adder

$$\text{Sum, } S = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{carry, } C = AB$$

Full adder

$$\text{Sum, } S = A \oplus B \oplus C_m = (\bar{A}B + A\bar{B})C_m + (\bar{A}\bar{B} + AB)C_m$$

$$\text{carry, } C_{out} = (A \oplus B)C_m + AB = (\bar{A}B + A\bar{B})C_m + AB$$

② Rules to be followed to simplify the Boolean expressions

Rule 1: ① Convert POS (Product of sum) term to SOP (Sum of Product) [If no complement ② a complement on 'full length expression is present']

② If complement is present for few terms: Use DeMorgan's law, then follow Rule 1 ①

Rule 2: ① Use Boolean algebra laws.

② If any common variables are there among few terms

③ all the terms, then take it outside

④ Repeat Rule 2 ①

③ Rules to be followed to implement using only NAND gates

Step 1: Follow the above Rules (1 to 2)

Step 2: ① Make sure no '+' is present (only '.' is allowed)

② If '+' (OR) is present, Use the rule (EX: $A+B = \overline{\overline{A+B}} = \overline{\overline{A} \cdot \overline{B}}$)
Such as $\overline{\overline{A}} = A$ ← DeMorgan's Law.

③ Make sure we have one full complement for the whole expression is present. If not put double bars

(∵ $A = \overline{\overline{A}}$)

④ Rules to be followed to implement using only NOR gates

Follow the above two steps [with '+' replaced by '.'
← '.' replaced by '+']

① $0 \cdot A \odot 0 \cdot B = 0$

② $1 + A \odot 1 + B = 1$

③ NAND gate Latch

$\bar{S} = \bar{R} = 1, Q = NC, \bar{S} = \bar{R} = 0, Q = \bar{Q} = 1$ (Invalid)

$\bar{S} = 0 (\bar{R} = 1), Q = Set, \bar{R} = 0 (\bar{S} = 1), Q = Reset$

④ NOR gate Latch


$R = S = 0, Q = NC, R = 1 (S = 0), Q = Reset$

$R = 0 (S = 1), Q = Set, R = S = 1, Q = \bar{Q} = 0$ (Invalid)

⑤ RS Flip-flop

$R = S = 0, Q = NC, R = 1 (S = 0), Q = Reset$

$R = 0 (S = 1), Q = Set, R = S = 1, Q = \bar{Q} = 1$ (Invalid)



⑥ Clocked RS Flip-flop using NAND gates

$CLK = 0, S = X, R = X, Q = NC$

$CLK = 1, S = R = 0, Q = NC$

$CLK = 1, S = 0 (R = 1), Q = Reset$

$CLK = 1, S = 1 (R = 0), Q = Set$

$CLK = 1, S = R = 1, Q = \bar{Q} = 1$ (Invalid)

⑦ Clocked RS Flip-flop using NOR gates

$CLK = 0, S = X, R = X, Q = NC$

$CLK = 1, S = R = 0, Q = NC$

$CLK = 1, S = 1 (R = 0), Q = Set$

CLK=1, S=0 (R=1), $\theta = R \text{ reset}$

CLK=1, S=R=1, $\theta = \bar{\alpha} = 0$

Microcontroller

Step angle = $\frac{360}{\text{Number of steps per revolution}}$

RPM = $\frac{60 \times \text{Steps per second}}{\text{Steps per revolution}}$

① Height of antenna,

$$h = \frac{\lambda}{4} = \frac{c/f}{4} \quad [c \otimes v = b \lambda]$$

② Message signal,

$$m(t) = V_m \sin \omega_m t$$

③ Carrier signal,

$$c(t) = V_c \sin \omega_c t$$

④ AM

Amplitude of AM wave,

$$A(t) = V_c + K_a V_m \sin \omega_m t = V_c + K_a m(t) \quad (\text{Let } K_a = 1)$$

AM wave:

$$v(t) = V_c \sin \omega_c t + \frac{V_m}{2} \cos(\omega_c - \omega_m)t - \frac{V_m}{2} \cos(\omega_c + \omega_m)t$$

Modulation index:

$$m = \frac{V_m}{V_c} \quad (0 \leq m \leq 1) \quad m = \frac{V_{\max} - V_{\min}}{V_{\max} + V_{\min}}$$

Bandwidth:

$$BW = 2f_m (\text{Hz}) \quad \textcircled{1} \quad 2\omega_m (\text{rad/s}) \quad \textcircled{2} \quad \text{USB-LSB}$$

Total Power:

$$P_t = P_{\text{car}} \left(1 + \frac{m^2}{2}\right), \quad P_{\text{car}} = \frac{V^2}{2R}$$

Modulation index in terms of $P_t \leq P_{\text{car}}$ (or $I_t \leq I_{\text{car}}$) (or $V_t \leq V_{\text{car}}$):

$$m = \sqrt{2 \left(\frac{I_t}{I_{\text{car}}}\right)^2 - 1} = \sqrt{2 \left(\frac{V_t}{V_{\text{car}}}\right)^2 - 1} = \sqrt{2 \left(\frac{P_t}{P_{\text{car}}} - 1\right)}$$

$$\textcircled{1} \quad I_t = I_{\text{car}} \sqrt{1 + \frac{m^2}{2}} \quad \textcircled{2} \quad V_t = V_{\text{car}} \sqrt{1 + \frac{m^2}{2}}$$

$$\textcircled{3} \quad I_{\text{car}} = \frac{I_t}{\sqrt{1 + \frac{m^2}{2}}} \quad \textcircled{4} \quad V_{\text{car}} = \frac{V_t}{\sqrt{1 + \frac{m^2}{2}}}$$

Minimum & maximum amplitudes $V_{\min} = V_c - V_m, \quad V_{\max} = V_c + V_m$

Modulation index when a carrier is AMPLITUDE Modulated by several waves:

$$M_t = \sqrt{M_1^2 + M_2^2 + \dots + M_n^2}$$

$$P_t = P_{car} \left(1 + \frac{M_t^2}{2}\right)$$

Amplitude of USB & LSB

$$V_{USB} = \frac{M V_c}{2} = V_{LSB} =$$

Transmission efficiency

$$\eta = \frac{M^2}{2 + M^2}$$

Time constant

$$\frac{2\pi}{\omega_c} \ll RC \ll \frac{2\pi}{\omega_m}$$

LSB & USB

$$LSB = f_c - f_m, \quad USB = f_c + f_m$$

Detected envelope

$$V_d = V_c + M V_c \sin \omega_m t$$

$$\Rightarrow V_d = V_m \sin \omega_m t$$

5) FM

Instantaneous frequency of FM wave.

$$f_i = f_c (1 + K_f V_m \cos \omega_m t) = f_c \pm K_f V_m$$

Angular frequency

$$\omega_i = \frac{d\theta_i}{dt}$$

Frequency sensitivity
Deviation constant

$$K_f = K_f f_c$$

Frequency deviation

$$\Delta f = K_f V_m$$

$$\Delta f = K_f f_c V_m$$

FM wave.

$$V_c(t) = V_c \cos[(2\pi f_c t) + \beta \sin(2\pi f_m t)]$$

$$\textcircled{1} V_c(t) = V_c \sin[(2\pi f_c t) + \beta \cos(2\pi f_m t)]$$

Modulation index (Modulation factor) (Phase deviation of FM)

$$\beta = \frac{\Delta f}{f_m} \textcircled{2} \frac{\Delta \omega}{\omega_m} ; \beta > 1$$

$$\text{BW} \quad \text{BW} = 2(\Delta f + f_m) = 2\Delta f \left(1 + \frac{1}{\beta}\right) = 2f_m(\beta + 1) \\ = 2\beta f_m + 2f_m$$

Instantaneous Phase

$$\theta_i = \omega_c t + \beta \sin(2\pi f_m t)$$

PM

Instantaneous Phase of PM Wave.

$$\theta_i = \omega_c t + M_p \cos \omega_m t$$

PM Wave

$$V(t) = V_c \cos [2\pi f_c t + M_p \cos(2\pi f_m t)]$$

Modulation Index

$$M_p = K_{PM}$$

BLW

$$BLW = 2f_m(1+M_p) = 2f_m(1+K_{PM})$$

Transducers

Resistance (DC resistance) of any metal is,

$$R = \frac{\rho L}{A}$$

Resistance of resistance thermometer at $T(^{\circ}C)$ is,

$$R_T = R_0(1 + \alpha T), \quad R_0 \rightarrow \text{Resistance at } 0^{\circ}C$$

$T \rightarrow$ Temperature in $^{\circ}C$

$$\alpha = \frac{1}{R_0} \frac{\Delta R}{\Delta T}$$

Self-heating coefficient,

$$E = \frac{\Delta T}{R_T I^2}$$

Resistance of thermistor at $T(K)$

$$R = R_0 e^{\beta \left(\frac{1}{T} - \frac{1}{T_0} \right)} \approx R_0 e^{\beta/T}$$

Output Voltage of LVDT is,

$$V_o = V_{o1} - V_{o2}$$

2) Output voltage of Piezoelectric transducer,

$$V_o = \frac{g t F}{A} = g t P \quad \left(g = \frac{k}{t} \right)$$