

* Engineering: Engineering is the science of transforming knowledge in physics, chemistry and mathematics into products or system.

* Electronics: The branch of Engineering which deals with current conduction through a vacuum @ gas @ Semiconductor is known as electronics.

* Electronic device: The device in which current flows through a Vacuum @ gas @ Semiconductor is called electronic device.

* Applications of electronics @ Importance of electronics

① Rectification ② Amplification ③ Conversion of light into electricity ④ conversion of electricity into light etc

* Structure of Solids:

Solid@material @ matter consists of atoms @ molecules.

* Atomic Structure:

The atoms are the building blocks of all matter.

An atom consists of a central nucleus of positive charge around which small negatively charged particle called electron revolve in different paths @ orbits.

Nucleus consists of Protons & neutrons. A proton is a positively charged particle, while the neutron has no charge.

Note: ① Matter is also known as material.

② Four states of matter are Solid, Liquid, Gas & Plasma.

③ An atom is the smallest unit consists of proton, neutron & electron.

④ A molecule is formed when two or more atoms join together chemically.

⑤ A compound is a molecule that contains at least two different elements.

⑥ An atom or molecule with a net electric charge due to the loss or gain of one or more electrons, is ion

⑦ A minute portion of matter is particle or A particle is a small piece of anything.

Ex: ① Atoms are particles for matter

② protons, neutrons & electrons are particles of an atom.

⑧ Mass of the proton = Mass of the neutron = $1.672 \times 10^{-27} \text{ kg}$

⑨ Mass of electron = $9.1 \times 10^{-31} \text{ kg}$

⑩ Charge of an electron = $1.602 \times 10^{-19} \text{ C}$.

⑪ Some basic arrangement of atoms is repeated throughout the entire solid material is called crystal lattice, such solids are called crystalline solids.

Solid materials which do not have crystalline structure are called non-crystalline or amorphous Solid.


Ex: All metals & elements like Silicon & Germanium are crystalline materials.

Wood, Plastic, Paper, Glass etc. are amorphous materials.

(12) Atomic Mass = no of Protons + no of neutrons.

Atomic number = no of Protons @ electrons in an atom.

(13) In a normal atom the number of Protons = no of electrons. (Atom is neutral)




Structure of an atom.

(i) The electrons in an atom revolve around the nucleus in different orbits @ Path. The number and arrangement of electrons in any orbit is determined by the following rules:

(i) The number of electrons in any orbit = $2n^2$.
 $n \rightarrow$ number of the orbit.

First orbit contains, $2 \times 1^2 = 2$ electrons etc.

- (ii) The last orbit cannot have more than 8 electrons.
 (iii) The last but one orbit cannot have more than 18 electrons.



COPPER
 $P=29$
 $N=35$
 $e=29$

* Energy of an electron:

An electron moving around the nucleus possesses two types of energies viz. kinetic energy due to its motion & potential energy due to the charge on the nucleus. The total energy of the electron is the sum of these two energies.

The energy of an electron increases as its distance from the nucleus increases. The electron in the last orbit possesses very high energy as compared to the electron in the inner orbits.

* Electron orbits:

The orbits are represented by the letters K, L, M, N etc. counted from the nucleus to outwards. Sometimes K, L, M, N etc. are also designated as 1, 2, 3, 4 etc.

* Distribution of electrons in atoms

→ Atomic number of boron is 5.

It has 5 protons & 5 electrons.

Two electrons occupy the K-shell, which is then said to be completely filled. The other 3 electrons occupy the L-shell as shown in fig ①

→ Atomic number of silicon is 14.




Fig ①: Boron (B)




Fig ②: Silicon (Si)




Fig ③: Germanium (Ge)

It has 14 protons and 14 electrons.

2 electrons occupy the K-shell, 8 in L-shell & 4 in the M-shell as shown in fig ②.

→ Atomic number of Germanium is 32.

It has 32 protons and 32 electrons.

2 electrons occupy the K-shell, 8 in L-shell, 18 in M-shell and ~~4~~ 4 in N-shell as shown in fig ③

Note:

① Each electron orbit (main shell) in an atom consists of no of sub-orbits ② Sub-shells. The no of sub-orbits is equal to the no of its principal quantum no (n).

Eg: K-shell → one sub-orbit

L shell ($n=2$) → 2 sub-orbits

M shell ($n=3$) → 3 sub-orbits etc

* Energy possessed by an electron in the orbit

- Some energy is emitted by an electron, when it moves from a higher orbit to a lower orbit.
- Similarly, some energy is absorbed by an electron, when it moves from a lower orbit to a higher orbit.
- The amount of energy emitted (or absorbed) is,

$$W_2 - W_1 = hf \text{ Joule}$$

- where,
- $W_2 \rightarrow$ Energy of the initial orbit
- $W_1 \rightarrow$ Energy of the final orbit.
- $h \rightarrow$ Planck's constant = $6.626 \times 10^{-34} \text{ J s}$
- $f \rightarrow$ frequency of radiation.

- The total energy (both kinetic and potential) possessed by an electron, when it revolves in the n^{th} orbit of an atom, with atomic number Z , is.

$$W_n = -21.76 \times 10^{-19} \frac{Z^2}{n^2} \text{ Joule}$$

- Energy of an electron (in electron Volts) is,

$$E_n = \frac{-21.76 \times 10^{-19}}{1.6 \times 10^{-19}} \frac{Z^2}{n^2} = -13.6 \times \frac{Z^2}{n^2} \text{ eV}$$

Smaller unit of energy is Electron Volt,


$$1 \text{ eV} = 1.602 \times 10^{-19} \text{ Joule}$$

* Energy levels & Energy level diagram:

- Electrons can occupy only certain orbital shells at fixed distances from the nucleus.
- The electrons in the outer shell determine the

electrical and chemical properties of a material.

- The closer an electron is to the nucleus, the stronger are the forces that bind it to the atom.
- Each shell has an energy level associated with it that represents the amount of energy required to extract an electron from the atom.
- Least amount of energy is required to extract the electrons from Vacuum Shell.
- Greatest energy is required to extract the electrons from the orbits which are closest to the nucleus.
- The diagram in which we plot the energies corresponding to K, L, M... etc shells is known as Energy level diagram (bit*)



Fig(*) : Energy level diagram

→ When the electron is present in the first orbit ($n=1$), it is said to be in the normal @ ground state.

→ If the electron is present in the higher orbits, it is said to be in the excited State.

Note:

- ① Interatomic bonds: The bond formed between the atoms in the solid (interatomic forces) is called Interatomic bond.

- ② Ionic bond: The bond formed between two oppositely charged ions, which are produced by the transfer of electrons from one atom to another, is called ionic bond.
- ③ ElectroValent bond.

- ④ Covalent Bond: The bond which is formed by the sharing of electrons between two atoms, is called Covalent bond.




Fig: Formation of covalent bond in Silicon Crystal




Fig: Covalent bond in Silicon Structure

④ Metallic bond:

In metal atoms, the electrons in the outermost shells are loosely held by their nucleus. So electrons in the outer shell require a very small amount of energy to detach themselves from their nuclei. At room temp., all the metal atoms lose their outermost shell electrons, which form an electron cloud @ common pool of electrons. These electrons have a freedom to move anywhere within the crystal. The atoms, after losing their outermost shell electrons, acquire positive charges and become positive ions. The electrostatic force of attraction b/w the electron cloud and positive ion forms a bond. Known as Metallic bond. (It takes place in metals only)





Fig: Metallic bond

⑤ Energy bands:

→ The energy levels form continuous bands of allowed energy, which the electrons may occupy.



→ Each band consists of a large number of very closely spaced discrete energy levels. (The range of energies possessed by an electron in a solid is known as energy band)

Fig: Energy level diagram

* Valence electron:

The electron in the outermost orbit of an atom are known as Valence electron.

* Free electron:

The valence electrons which are very loosely attached to the nucleus are known as free electron.


The free electron can be easily removed or detached by applying a small amount of external energy.

* Classification of Solids (Materials):

Based on electrical properties, materials are generally classified into conductors, insulators and semiconductors.

① Conductor: Metal

- No of valence electrons of an atom is less than 4. E.g.: Sodium, Magnesium, aluminium etc
- Large no of free electrons exists.
- When P.d is applied across a conductor, the free electrons move towards the positive polarity of source constituting electric current.
- Positive temperature coefficient of resistance.
- Conduction & valence bands overlap.
- Resistance is in the order of $10^{-6} \Omega$.



② Insulator: (Non-metal) (Dielectric material)

→ No of Valence electrons of an atom is more than 4.

Ex: Nitrogen, Sulphur, Neon etc

→ Insulator has practically no free electron at ordinary temperature.

→ Conduction and Valence bands are separated by a wide energy gap ($\approx 15\text{ eV}$)

→ have very high resistivity ($10^4 \Omega$) & low conductivity.

→ If temperature is raised, some of the Valence electrons may acquire energy and jump into the conduction band. & hence resistivity decreases. (negative temperature coefficient)

③ Semiconductor:

→ No of Valence electrons of an atom is 4.

Ex: Carbon, Silicon, Germanium etc

→ Very few electrons at room temperature

→ Very small energy gap ($\approx 1\text{ eV}$)

→ Resistivity is of the order 10^4 to $0.5 \Omega \text{m}$. (low)

→ Conductivity & resistivity lies ~~between~~ between conductors & insulators.

→ Small amount of energy is required to free the electrons by moving them from the Valence band into the Conduction band.

→ behave like insulators at 0 K (no electrons in the conduction band). However at room temp, a significant

No of electrons are available in the conduction band.
 → Semiconductors also have negative temperature coefficient of resistance.

Note:

① Voltage Source

There are two types of Voltage Sources, namely,

(i) Direct Voltage source (ii) Alternating Voltage source

Ex: Cell, dc generator

Ex: AC generator

Symbol:



Symbol:



② Current Source



③ Electric current: The movement of electric charge is called an electric current, denoted by I (A)
 The conventional current flow is opposite to electron flow.

④ Passive elements

(i) Resistance (Ω)


(ii) Capacitance (F)

(iii) Inductance (H)

⑤ Conductance. $G = \frac{1}{R} \cdot \text{Siemens}(S)$ @ mho

conductivity $\sigma = \frac{1}{G(\Omega \cdot m)} \cdot (\text{S/m})$ @ $\sigma (\text{W/m})$

⑥ Open and short circuit



⑦ Kirchhoff's law:

① Kirchhoff's Current Law (KCL):

"In any network, the algebraic sum of currents at any junction is zero"


② Kirchhoff's Voltage Law:

"In any network, the sum of all the voltages around a closed path (or a loop) is zero".

Types of Semiconductors

① Intrinsic ② Extrinsic

① Intrinsic: A semiconductor which is in its extremely pure form is known as an intrinsic or pure semiconductor.



Two dimensional representation of a Silicon @ a Germanium

→ At 0K @ 273°C (Absolute zero temperature)

All the Valence electrons are tightly held by the Parent atoms, therefore they cannot conduct electricity.

→ At 27°C @ 300K (Room temperature)

Some of the covalent bonds are broken, the electrons are free to move within the crystal. & hence vacancies (holes) are created, therefore they conduct current.

② Extrinsic: The Semiconductors which are obtained by adding a certain amount of desired impurity atoms to pure semiconductor are called Extrinsic Semiconductors

Depending upon the type of impurity added, extrinsic Semiconductors are classified into.

(i) n-type (ii) P-type

(i) n-type: The Semiconductors which are obtained by adding Pentavalent atoms (ie atoms containing 5 valence electrons) are known as n-type semiconductors.

Ex of Pentavalent impurities are arsenic, antimony (Sb), phosphorus (P), Bismuth (Bi) [Donor]

(ii) P-type: The Semiconductors which are obtained by adding trivalent impurity atoms (ie atoms containing 3 valence electrons) are known as p-type semiconductors.

Ex of trivalent impurities are gallium (Ga), indium (In), aluminium (Al), Boron (B) etc [Acceptor]

Note:

- ① In an n-type material, the electron is called the Majority carrier and the hole is the Minority carrier.
- ② In a p-type material, the hole is the Majority carrier and the electron is the Minority carrier.
- ③ The current produced due to drifting of free electrons is called drift current (When voltage is applied)
- ④ The current produced due to diffusion (charge carriers move from high charge density to the low carrier (charge) density) is called diffusion current (Without voltage)
- ⑤ The process of adding impurity atoms to a pure semiconductor is called doping.
- ⑥ The impurity atoms added to pure semiconductor are called dopants.

④	Si	Ge
①	Boron Voltage at 25°C is 0.7V	① Boron Voltage at 25°C is 0.3V.
②	The forward <u>V_F</u> drop is 0.7V	② The forward <u>V_F</u> drop is 0.3V
③	Atomic number is 14.	③ Atomic number is 32
④	It has 14 Protons & 14 electrons	④ It has 32 Protons & 32 electrons.
⑤	4 Valence electrons	⑤ 4 Valence electrons
⑥	Resistivity at 20°C is 2500 Ω-M	⑥ Resistivity at 20°C is 0.45 Ω-M

- ④ At room temperature, the intrinsic concentration is $1.5 \times 10^{16}/\text{m}^3$
- ④ At room temperature, the intrinsic concentration is $2.5 \times 10^{19}/\text{m}^3$
- ⑤ The maximum temperature rating is about 200°C
- ⑤ The maximum temperature rating is about 100°C .
- ⑥ Higher PIV & current rating compared to Ge
- ⑥ Lower PIV & Current rating compared to Si
- ⑦ Reverse saturation current is low
- ⑦ Reverse Saturation current is high

Syllabus: P-n junction diode, characteristics and parameters, Diode approximations, DC load line analysis, Half Wave rectification, Two-diode Full-Wave rectification, Bridge rectifiers, Capacitor filter circuit (only Qualitative approach), Zener diode voltage regulators: Regulator circuit with no load, loaded regulator. Numerical examples are applicable.

* Introduction:

Extrinsic Semiconductors are classified into

- ① n-type
- ② p-type

① n-type:

→ When a small amount of Pentavalent impurity is added to a pure semiconductor, it is known as n-type semiconductor.

→ Typical examples of Pentavalent impurities are arsenic (As), antimony (Sb), phosphorus (P), bismuth (Bi) etc.

→ Electrons are majority carriers & holes are minority carriers.

② p-type:

→ When a small amount of trivalent impurity is added to a pure semiconductor, it is called p-type semiconductor.


→ Typical examples of trivalent impurities are gallium (Ga), indium (In), aluminium (Al), Boron (B) etc.

→ Holes are majority carriers & electrons are minority carriers.

* P-n junction: ① Semiconductor diode:


→ When a P-type Semiconductor is suitably joined to n-type Semiconductor by special fabrication technique, a P-n junction is formed. (Fig①)

→ P-n junction is called as Semiconductor diode @ P-n junction diode @ simply a crystal diode.



Fig①: P-n junction

* Explanation: (Properties of Pn junction) (Formation of depletion layer): (Unbiased Pn junction): Electric field



→ The P-region has holes (Majority carriers) & negatively charged impurity atoms, called negative ions (or acceptor ions).

→ The N-region has free electrons (Majority carriers) & positively charged impurity atoms, called positive ions (or donor ions).

→ The holes, from the P-region diffuse to the N-region where they combine with the electrons. This creates a layer of negative charge (Tetrahedral ions) near the junction.

→ The free electrons, from the N-region diffuse to the P-region, where they combine with holes. This creates a layer of positive charge (Pentavalent ions) near the junction.

→ The region (layer) containing the positive & negative charges in the vicinity of the junction is called

depletion region (depletion layer) (Space charge region)

(transition region)


→ The electrons, trying to diffuse into the p-region are repelled by the negative charge of the acceptor ion. Similarly, the holes trying to diffuse into n-region are repelled by the positive charge of the donor ion.

Note:

① Barrier Voltage @ Barrier Potential @ junction

Potential @ Built-in Potential @ Cut-in Potential

→ Once Pn junction is formed and depletion layer created, the diffusion of charge carriers stops.



→ The depletion region acts as a barrier to the further movement of charge carriers.

→ The depletion layer behaves like an insulator.

→ The positive & negative charges set up an electric field.

→ The potential difference across the depletion layer is called barrier potential (V_B).

→ $V_B = 0.6\text{ V}$ for Si, $V_B = 0.2\text{ V}$ for Ge.
to 0.7V to 0.3V

② Effect of temperature on Barrier Voltage

- The barrier voltage depends upon ① Density
② Electronic charge & ③ Temperature.
- For a given PN junction, the first two factors are constant.
- For both Ge & Si, the value of V_B decreases by $2 \text{ mV}/^\circ\text{C}$

$$\text{ie } \Delta V_B = -0.002 \times \Delta t$$

where, $\Delta t \rightarrow$ Increase in temperature in $^\circ\text{C}$.

- A PN junction, across which no external voltage source is connected, is known as unbiased PN junction.

- ③ In an unbiased PN junction, the majority carrier current & minority carrier current are equal in magnitude & flow in opposite directions. Thus there is no net flow of current across the junction.

- ④ The higher the doping level, the thinner will be the depletion layer and vice versa.

- ⑤ In 1919, William Henry Eccles coined the term 'diode' from the Greek roots dia meant "through" & ode meant "path".

* ⑥ Biassing the PN junction: (Applying DC Voltage across PN junction):

- Connecting a PN junction to an external DC voltage is called biassing.


- The biassing is classified into two types namely,

- ① Forward biassing
- ② Reverse biassing.

① Forward biasing:

When external dc voltage applied to the junction it is in such a direction that it cancels the potential barrier, thus permitting current flow, it is called forward biasing. ②

A Semiconductor diode is said to be forward biased, when the positive terminal of the voltage source is connected to the P-side and negative terminal to the N-side.



Explanation:

- The holes are repelled by the positive terminal of the voltage source and are forced to move towards the junction.
- The electrons are repelled by the negative terminal of the voltage source and move towards the junction.
- Some of the holes and electrons enter the depletion layer and recombine themselves. Thus the width of the depletion layer * and the barrier potential (barrier voltage) reduces.
- The junction forward resistance reduces and a large current (forward current) flows through the PN junction. (of the orders of mA)

Note: * Diffusion ② Storage Capacitance :

→ The capacitance which exists in a forward-biased junction, is called a diffusion capacitance.

→ Diffusion capacitance is much larger than the transition capacitance (\because width of the depletion layer is very less). Typical value of C_D is 0.02 MF.

→ Diffusion Capacitance C_D is given by,

$$C_D = \frac{dQ}{dV} = \frac{\tau I_F}{\eta V_T} = \frac{\tau I_F}{V_F}$$

where $\tau \rightarrow$ Mean life time of the carriers.

$I_F \rightarrow$ Value of forward current.

$\eta \rightarrow$ A constant ($\eta = 1$ for Ge.)


$V_F \rightarrow$ Forward Voltage ($\eta = 2$ for Si)

$V_T \rightarrow$ Volt equivalent of temperature.

② Reverse biasing:

When the external dc voltage applied to the junction is in such a direction that potential barrier is increased, it is called reverse biasing. ⑥

A PN junction is said to be reverse biased, when the positive terminal of the voltage source is connected to the n-side and negative terminal to the p-side.



Explanation:

- The holes in the p-region are attracted towards the negative terminal of the Voltage source.
- The electrons in the n-region are attracted towards the positive terminal of the Voltage source.
- Thus the majority carriers are drawn away from the junction. This widens the depletion layer and increases the barrier potential.
- The junction reverse resistance becomes very high, and hence no current flows.
- However, a very small current flows due to minority carriers (of the order of 10^{-10} A) This is called reverse saturation current (I_0).
- If reverse voltage is increased continuously, the kinetic energy of minority carriers increases & a large reverse current flows. This damages (destroys) the junction (diode) permanently. This is called the reverse breakdown of a diode.
- The reverse breakdown (junction breakdown) occurs due to two processes.

1. Zener breakdown:

- When the Pn-junction is heavily doped, the depletion layer is narrow.
- When the reverse voltage is increased, the electric field at the junction also increases.
- This strong electric field breaks the covalent bond. As a result, a large number of minority carriers are generated and a large current flows through the

⑧

junction. Such a phenomenon is called Zener effect

2. Avalanche effect: (Avalanche breakdown):

→ If the reverse voltage is increased, the minority carriers acquire a large amount of energy (or momentum).

→ These carriers collide with the atoms and break the covalent bonds and generate additional carriers (electron-hole pairs).


→ These additional carriers pickup energy from the applied voltage and generate still more carriers (carrier generation \Rightarrow carrier multiplication).

→ As a result, the reverse current increases rapidly. This process is called Avalanche multiplication \Rightarrow Avalanche effect \Rightarrow Avalanche breakdown.

Note:

- ① Depletion layer capacitance ② Space-charge capacitance
- ③ Transition capacitance ④ Depletion region capacitance


→ P-region & N-region act as two plates of a capacitor, separated by a dielectric (i.e. depletion layer)



→ The capacitance which exists in a reverse-biased junction is called depletion layer capacitance.

→ The depletion layer capacitance C_T is given by.

$$C_T = \frac{1}{(V_B - V)^n}$$



Where $1 \rightarrow$ A constant depending upon the semiconductor
 $n \rightarrow$ Negative Voltage


$V \rightarrow$ Applied reverse voltage

$n \rightarrow$ A constant depending upon the nature of the junction.

② Junction temperature effects (Effect of temperature on diode characteristics)

→ The reverse saturation current (leakage current) approximately doubles for each 10°C rise in temperature
→ Current at T_2 is,

$$I_o(T_2) = I_o(T_1) [2^{(T_2 - T_1)/10}]$$



Where, $I_o(T_1) \rightarrow$ reverse current at T_1

③ Diode equation @ diode current equation @ Shockley equation:

The equation relating Pn-junction current & Voltage across it is called the Shockley equation.

Shockley equation is,

$$I_D = I_o [e^{\frac{V_D}{nV_T}} - 1] \quad \text{--- (1)}$$

Where, $I_D \rightarrow$ Junction current.

$I_o \rightarrow$ Reverse saturation current.

$V_D \rightarrow$ Junction Voltage

$n \rightarrow$ Constant (1 for Ge, 1.2 for Si)

$V_T \rightarrow$ Volt equivalent of temperature = $\frac{kT}{q}$
(Thermal Voltage)

Where,

$k \rightarrow$ Boltzmann's const ($1.38 \times 10^{-23} \text{ J/K}$)

$T \rightarrow$ Temperature (in Kelvin)

$q \rightarrow$ Electronic charge ($1.6 \times 10^{-19} \text{ C}$)

① For an unbiased Pn junction: $V_D = 0 \therefore I_D = 0$

② For Forward biased $\therefore I_D = I_o e^{\frac{V_D}{nV_T}}$


③ For Reverse biased

④ PN junction diode:


A PN junction diode is a two terminal unidirectional device, offering a low resistance when forward-biased, and behaving almost as an open switch when reverse biased.

The circuit symbol (or graphic symbol) is shown in

Fig(1)



Fig(1): A Semiconductor diode



Fig(2): Diode circuit symbol


⑤ Types of diodes (Classification of diodes):

Depending upon physical size, diodes are classified into,



- ① Low current diodes
- ② Medium current diodes
- ③ High current diodes (Power diodes)

① Low current diodes :

- Low current diodes are 0.3cm long.
- Colour band is near the cathode (K).
- Capable of passing a maximum forward current of 100mA.
- Capable of withstanding 75V reverse voltage without breaking down.
- Reverse current is usually less than 1mA (at 25°C)



Fig(1): Low current diodes



Fig(2): Medium current diode



(b)



Fig(3): High current diode

② Medium-current diodes:

- The end lying near the blue dot is a cathode, while the other end is anode (fig 2 a)
- The diode is packaged in a metal can-like casing.
- The typical diameter is 8.9mm and length is 7.6MM.
- These diodes are bigger in size compared to low current diodes.
- The diodes can pass a forward current of about $400mA$ and ^{can} withstand (survive) reverse voltage of about 200V.

③ High-current diodes: (Power diodes)

- These diodes are mechanically connected to a metal heat sink (for the heat dissipation)
- The typical diameter is 7.8mm and the length is 31.2MM
- These diodes can pass a forward current of many amperes and can withstand reverse voltage of several hundred volts.
- These diodes are bigger in size compared to low current & medium current diodes.


* V-I Characteristics of Pn junction (Diode) (1)

Forward & Reverse Characteristics of Pn junction

Forward Characteristics:

- P-type is connected to positive terminal & n-type is connected to negative terminal of the battery.
- A very small forward current (I_F) flows until the forward voltage (V_F) exceeds the cut-in voltage (V_{th}) (Portion OA)
- When the forward voltage exceeds the cut-in voltage the current increases rapidly. (Portion AB)
- The applied voltage should not be increased beyond a certain rate limit, otherwise the diode is likely to burn out.

→ The forward current is due to the majority carrier produced by the impurity.




② Reverse Characteristics:


- P-type is connected to negative terminal & n-type is connected to positive terminal of the battery.
- When the applied reverse voltage is below the breakdown voltage (V_{bd}), the diode current is very

- R_{Hall} and τ_{minority} constant. This value of current is called reverse saturation current (I_0). (Region OC)
- When the reverse voltage exceeds breakdown voltage, the current increases very rapidly. (Region CD)
- The applied voltage should not be increased beyond the breakdown voltage, otherwise the diode is destroyed permanently.
- The reverse current is due to the minority carriers produced due to breaking of some covalent bonds.

Note: (1) V-I characteristic of Ge & Si



Fig(1): V-I characteristic of Ge



Fig(2): V-I characteristic of Si

- A very small forward current flows until the forward voltage exceeds 0.3V.
 - When the forward voltage exceeds 0.3V, the current increases rapidly.
- Reverse characteristics:
- When the applied reverse voltage is below the breakdown voltage, the diode current is very small, typically around 1 mA. (which is larger than the reverse current for a Silicon diode)
 - When the reverse voltage exceeds breakdown voltage, (around 50V), the current increases very rapidly.
 - Reverse breakdown voltage for the is less than that of Si
 - From the characteristics, $|I_F| \gg |I_R|$

Si (Fig 2)
Forward Characteristics:

- A very small forward current flows until the forward voltage exceeds 0.7V.
 - When the forward voltage exceeds 0.7V, the current increases rapidly.
- Reverse characteristics:
- When the applied reverse voltage is below the breakdown voltage, the diode current is very small, typically around (100 nA).
 - When the reverse voltage exceeds breakdown voltage (around 75V), the current increases very rapidly.
 - From the characteristics, $|I_F| \gg |I_R|$.

② Conditions under which a Pn junction can be destroyed

- (i) Pn junction diode is overheated by a high forward current. [$I_{F(max)}$]
- (ii) A large reverse voltage causes the Pn junction to break down. [$V_{R(br)}$]

Diode Parameters (Important terms):

(i) Forward Voltage (Knee voltage) @ (Forward Voltage drop) @ turn-on Voltage @ Potential barrier voltage : (V_n):

→ It is the voltage applied across a forward biased device. @

The forward voltage is the voltage at which the current through the junction starts to increase rapidly.

→ The knee voltage for Si diode is 0.7V and 0.3V for Ge diode

(ii) Maximum forward current: ($I_{F(max)}$):

→ It is the maximum current that a diode can withstand under forward bias condition, without permanent damage to the Pn junction due to overheating.

(iii) Forward Current: (I_F):

→ It is the current flowing through a forward biased diode.

(iv) Reverse breakdown voltage @ Breakdown voltage: (V_{BR}):

It is the reverse voltage at which the Pn junction diode breaks down and reverse current increases rapidly (permanent damage to the diode) @

It is the minimum reverse voltage at which Pn junction breaks down with sudden rise in reverse current.

→ The reverse breakdown voltage is around 50V for Ge diodes and 75V for Si diodes.

(V) Reverse Voltage : (V_R)

→ It is the voltage across a reverse biased diode.

(VI) Reverse Current : (Reverse bias current); (I_R) (Leakage current)

→ It is the direct current flowing through a reverse-biased diode. This current is due to the minority carriers.

(VII) Reverse Saturation Current : (I_0)

→ It is the nominal current, which flows through the diode when it is reverse biased. @

It is the constant reverse current flowing through the reverse biased diode.

→ It is in the order of 10^{-10} A for Ge diodes and 10^{-12} A for Si diodes.

(VIII) Peak Inverse Voltage : (PIV)

→ It is the maximum reverse voltage that a diode can withstand without destroying the junction.

→ There are two types of PIV

(i) Repetitive PIV (ii) Non-repetitive PIV

→ PIV may be between 10V and 10kV depending upon the type of diode.

(IX) Power dissipation : (P_D):

The power dissipated in a diode for a given value of diode voltage and current (I_D)

$$\text{ie } P_D = V_D \times I_D$$

(X) Maximum power rating @ Maximum power dissipation rating ($P_{D(max)}$):

It is the maximum power that can be dissipated at the junction without damaging it.

Maximum power rating is given by,

$$P_{D(max)} = V_{D(max)} \times I_{D(max)}$$

(XI) Maximum junction temperature (T_J):

It is the maximum allowable junction temperature of the diode.


(XII) Forward recovery time (t_{frr}):

It is the time required for the forward current @ Voltage to reach a specified value after the diode has been abruptly switched from the reverse-biased state to the forward-biased state.

(XIII) Reverse recovery time (t_{rr}):

It is the time required by the reverse current @ Voltage to reach a specified value, when the diode is switched from the forward-biased condition to the reverse-biased condition abruptly.

(iv) It is the time required for the current to decrease to the reverse saturation current level, when the diode is switched from the forward-biased to reverse bias.



The minimum fall time of the applied voltage pulse is,

$$t_f(min) = 10t_{rr}$$

Note:

① The maximum power dissipation (W)

$$P_2 = (P_1 \text{ at } T_1) - (D \times \Delta T)$$

Where
 $P_1 (T_1)$ → Power at T_1 (W)

D → Decrating factor ($W/^\circ C$)

ΔT → Temperature Change ($^\circ C$) ($T_2 - T_1$)

T_1 → Temperature ($^\circ C$)

② The diode forward voltage drop is, (at any temperature)

$$V_{F2} = (V_{F1} \text{ at } T_1) + [\Delta T (\Delta V_F / ^\circ C)]$$

Where,
 V_{F1} → Forward V_F drop at T_1 (V)

$\Delta T \rightarrow (T_2 - T_1) \rightarrow$ Temperature change ($^\circ C$)

$\Delta V_F / ^\circ C$ → Voltage / Temperature coefficient. ($V/^\circ C$)

= $-1.8 mV/^\circ C$ for Si, $-2.02 mV/^\circ C$ for Ge

③ Dynamic resistance of a forward-biased diode at any temperature is,

$$r_d' = \frac{26 mV}{I_F} \left(\frac{T + 273^\circ C}{298^\circ C} \right)$$

Where. I_F → Forward current (A)

T → Junction temperature ($^\circ C$)

* Equivalent circuit : (Model) : @ (Diode model)

An equivalent circuit for a device is a circuit that represents the device behavior under forward and reverse bias conditions.

① AC equivalent circuit:

A forward-biased diode can be represented by the dynamic resistance ' r_d ' in parallel with the diffusion capacitance ' $C_d(G)$ ' [Fig(1)]

A reverse-biased diode can be represented by the high reverse resistance ' R_R ' in parallel with the depletion layer capacitance ' $C_{pl}(G)$ ' [Fig(2)]




Fig 1: AC equivalent circuit for a forward-biased diode





Fig 2: AC equivalent circuit for a reverse-biased diode

② DC equivalent circuit:

(i) Ideal diode equivalent circuit: [Fig(3)]

- The diode conducts when it is forward biased & has zero resistance (acts as closed switch)
- The diode blocks the conduction when it is reverse biased and has infinite resistance (acts as open switch)
- This equivalent circuit has ideal characteristics (Fig*)



Ideal diode



Closed Switch
(Forward biased)




Open Switch
(Reverse biased)

Fig 3: Ideal diode equivalent circuit


(ii) Near ideal diode equivalent circuit (Practical diode) (Fig 4)

Approximate equivalent circuit @ Basic dc equivalent circuit.

The diode equivalent circuit consists of a voltage source with a voltage V_R and negligible forward resistance. This equivalent circuit has the second approximation characteristic (or approximate characteristic) shown in Fig ⑤.



Fig(4): Basic dc equivalent circuit




Fig(5): Enc Si diode approximate characteristic

(iii) Piecewise linear equivalent circuit: (Complete DC equivalent circuit) (Third approximation equivalent circuit) (Fig 6)


The equivalent circuit consists of diode dynamic resistance r_d in series with the voltage source V_R .

This equivalent circuit has the piecewise linear characteristic shown in Fig ⑥.

An ideal diode is included to show that current flows only in one direction.



Fig(6): Complete dc equivalent circuit



Fig⑥: Enc Si diode piecewise linear characteristic

* Diode approximations:

There are three diode approximations, namely

① Ideal diode approximation:

→ An ideal diode (perfect diode) have forward resistance and infinite reverse resistance (zero forward voltage drop @ cut-in Voltage)

→ A forward biased diode can be replaced by a short circuit (SC) and reverse biased diode can be replaced by a open circuit (OC)

→ Fig ① Shows the ideal diode characteristic.




Fig ①: Ideal diode characteristic

Short circuit
(closed switch)
Forward biased

Open circuit
(open switch)
Reverse biased

② Near-ideal diode approximation ②

(Second ~~diode~~ approximation) ②


③ Practical approximation ③ (Approximate characteristic)
Simplified equivalent approximation


→ An ideal diode does not exist practically, there are many applications where diodes can be assumed to be near-ideal diodes.

→ The cut-in Voltage is 0.3V for Ge & 0.7V for Si

→ The reverse current is very small so it can be ignored


→ Fig ② Shows the approximate diode characteristic





$V_N = 0.3V$, $R_F = 0$, $R_D = \infty$,
 $I_R = 0$

Fig: Approximate characteristic of Ge diode



$V_N = 0.7V$, $R_F = 0$, $R_D = \infty$,
 $I_R = 0$

Fig: Approximate characteristic of Si diode

Fig(2): Approximate Characteristics

③ Piecewise linear approximations:

→ When the forward characteristic of a diode is not available, a straight line approximation called the piecewise linear approximation is used.

Piecewise linear characteristic

→ Construction of piecewise linear characteristic

Step 1: Mark $V_F(V_N)$ on x-axis. [Point A($V_F, 0$)]

Step 2: Draw a straight line (Let AB) with a slope equal to the reciprocal of the dynamic resistance of the diode.

→ It consists of two straight line pieces, one horizontal and other with slope $1/Y_d$.

→ Fig ③ shows the piecewise linear characteristic




Fig: Simplified Equivalent circuit




Fig: Piecewise Linear

* Resistance of diode:

① DC Static resistance :

It is the opposition offered by the diode to the direct current.

② Static forward resistance ③ DC forward resistance :

→ It is the opposition offered by the forward biased diode to the direct current, denoted by R_F ④ R_f .

→ It is measured by the ratio of d.c. voltage across the diode to the resulting d.c. current through it.

→ From the forward characteristic of fig①, the dc forward resistance at P is,

$$R_F = \frac{\text{Forward d.c. Voltage}}{\text{Forward d.c. Current}} = \frac{OA}{OB}$$




Fig ①

④ Static reverse resistance ⑤ DC reverse resistance :

→ It is the opposition offered by the reverse biased diode to the direct current, denoted by R_R ⑥ R_r .

→ It is measured by the ratio of reverse d.c. voltage across the diode to the reverse saturation current.

→ From the reverse characteristic of fig②, the dc reverse resistance at C is,

$$R_R = \frac{\text{Reverse d.c. Voltage}}{\text{Reverse Saturation current}} = \frac{OP}{OQ}$$




Fig ②

② AC ③ Dynamic ④ Incremental resistance :

→ It is the opposition offered by the forward biased diode under a.c conditions (When the applied Voltage is a.c) ④

It is the reciprocal of the slope of the forward characteristic beyond its knee, denoted by γ_d or γ_F ④ γ_F

→ It is measured by the ratio of change in applied Voltage to the change in the current.

→ From the forward characteristic of Fig ③, the dynamic forward resistance is:

$$\gamma_d = \frac{\Delta V_F}{\Delta I_F} = \frac{1}{\text{Slope of forward characteristic}}$$




Fig ③

→ γ_d includes dc resistance of the Semiconductor material. The pure ac resistance is given by,

$$\gamma_d' = \frac{0.026}{I_F} \quad \text{where,} \\ I_F \rightarrow \text{DC forward current}$$

Eqn ④ is valid at 25°C only.

→ Semiconductor substrate resistance is,

$$\gamma_{\text{substrate}} = \gamma_d - \gamma_d'$$

* DC load line :

A DC load line is a straight line on the diode characteristic which describes all the dc conditions that exist within the circuit.

Explanation:

The graphical analysis used to calculate the precise value of current and voltage is called the load

line analysis.

Consider a simple diode circuit as shown in Fig①.

→ The diode is forward biased.

So the diode forward current I_F flows through resistor 'R'.

→ Applying KVL to the circuit, we get

$$V - I_F R - V_F = 0$$

$$\Rightarrow V = I_F R + V_F \quad (*)$$

Put $I_F = 0$ in eqn (*)

$$V = V_F$$

$$\textcircled{a} \quad \boxed{V_F = V}$$

Now mark point ~~A(V, 0)~~ A($V, 0$)



Put $V_F = 0$ in eqn (*)

$$V = I_F R$$

$$\Rightarrow \boxed{I_F = \frac{V}{R}}$$

Now mark point B($0, \frac{V}{R}$)

Joint AB to get the dc load line



Fig①: Simple diode circuit

From eqn (*), we can write

$$V - V_F = I_F R$$

$$\Rightarrow I_F = \left(\frac{1}{R} \right) V_F + \frac{V}{R} \quad \text{--- (**)}$$

Q-Point \Leftrightarrow Quiescent Point \Leftrightarrow dc bias Point \Leftrightarrow operating Point \Leftrightarrow Working bias Point:

- The intersection of the diode forward characteristic and the dc load line is called the Q-Point.
- The value of forward current through the diode (I_F) and the voltage drop across the diode (V_F) can be found at Q-Point.

Note:

- ① To calculate the load resistance (R) and supply voltage (V) consider eqn (**).

$$I_F = \left(-\frac{1}{R}\right)V_F + \frac{V}{R}$$

This equation is of the form $y = mx + c$

Where, $y = I_F$, $m = -\frac{1}{R}$, $x = V_F$, $c = \frac{V}{R}$

① Given Q-Point and Supply Voltage (V):

- Load line is drawn from Point A ($V, 0$) through Q-Point.
- Load resistance ' R ' is calculated from the slope of the load line.

② Given Q-Point and load resistance (R):

- Load line is drawn through Q-Point and having slope $1/R$.
- The intersection of the load line with x-axis gives the value of supply voltage (V).

③ Transformer utilization factor (T.U.F) For HLR, T.U.F = 0.287

$$T.U.F = \frac{\text{D.C Power delivered to the load}}{\text{A.C rating of the transformer}} \quad \begin{array}{l} \text{For FLCTR, T.U.F = 0.693} \\ \text{For FLBTR, T.U.F = 0.812} \end{array}$$

* Rectification:

A circuit (device) which converts a.c. voltage into pulsating d.c. voltage is called rectification.

The different types of rectification circuits are

(i) Half-Wave rectification

(ii) Full-Wave rectification

(a) Centre tapped full wave rectification

(b) Bridge full wave rectification

• (a) Half-Wave rectification (HWR):

Definition: The rectifier which conducts current (voltage) only during one half-cycle of the ac input is called Half-Wave rectification.

Circuit diagram and input & output waveforms:





Fig: Half Wave rectification



(a) Waveform of Secondary Transformer Voltage

(b) Load Current waveform

(c) $V_o = I_o R_L$ Instantaneous

Construction: It consists of a Step down transformer, a diode and a load resistor. The Primary coil of a transformer is connected to ac input and Secondary coil to a load resistor (R_L) through the diode (D).

Operation: (Principle of operation):

→ During positive half cycle of the input voltage, end A becomes positive w.r.t end P. Hence the diode is forward biased and current flows through R_L (Path: ADBCPA). $[V_o = i_o R_L]$

→ During negative half cycle of the input voltage, end A becomes negative w.r.t end P. Hence the diode is reverse biased and no current flows in the circuit.

$[V_o = 0]$
Therefore, current flows through the diode during Positive half-cycles of input a.c. voltage only, it is blocked during the negative half-cycle.

Note:

① Uses of transformer:

- (i) It allows us to step down the a.c. input voltage.
- (ii) It isolates the rectifier circuit from power line and thus reduces the risk of electric shock.

② Disadvantages @ Drawbacks of HVR: @ Demerits

- (i) The ripple factor is too high ($\gamma = 1.21$)
- (ii) Efficiency of rectification is low ($\eta = 0.406$)
- (iii) The T.U.F (Transformer utilization factor) is very low.
- (iv) D.C. Saturation of transformer secondary winding takes place.

③ Advantages @ Merits of HVR:

- (i) The a.c. supply delivers power only half the time.
Therefore, the output is low.
An ∞ filtering is required to produce steady

direct current (pulsating current in the load contains alternating component whose basic frequency equal to the supply frequency).

③ Advantages @) Merits of HVR:

- (i) only one diode is required
- (ii) No centre-tap on the transformer is required.

~~•~~ " (i.)

④ Current through diode @ R_L & Peak Load Current ② Peak diode current (I_m)

Instantaneous Supply Voltage is,

$$V_1 = V_m \sin \omega t - ①$$

Instantaneous Secondary Voltage is,

$$V_2 = \frac{N_2}{N_1} V_1 - ②$$

Using ① in ②. We get


$$V_2 = \frac{N_2}{N_1} V_m \sin \omega t$$

$$V_m \gg I_m$$


Let $N_1 = N_2$, then

$$V_2 = V_m \sin \omega t - ③$$

The equivalent circuit when the diode is conducting & not conducting is shown below.



Fig(1) Equivalent circuit
When diode is conducting



Fig(2) Equivalent circuit
When diode is not conducting

where

$R_f \rightarrow$ Forward resistance of the diode.

From fig ①,

$$i_o = \frac{V_2}{R_f + R_L} ; 0 \leq \omega t \leq \pi \quad \text{--- (4)}$$

Using ③ in ④, we get

$$i_o = \frac{V_m}{R_f + R_L} \sin \omega t ; 0 \leq \omega t \leq \pi$$

$$i_o = I_m \sin \omega t ; 0 \leq \omega t \leq \pi \quad \text{--- (6)}$$

$$\text{Where } I_m = \frac{V_m}{R_f + R_L}$$

From ⑤ & ⑥, we can write

$$i_o = \begin{cases} I_m \sin \omega t ; 0 \leq \omega t \leq \pi \\ 0 ; \pi \leq \omega t \leq 2\pi \end{cases} \quad \begin{array}{l} \xrightarrow{\text{current through diode}} \\ \text{--- (5) } R_L \end{array}$$

$$\text{where, } I_m = \frac{V_m}{R_f + R_L}$$

$\xrightarrow{\text{Peak load current @}} \text{Peak diode current}$ --- (8)

Derivations:

① Average Load current @ DC load current @ DC output current @ Average output current (I_{dc}):

DC load current,

$I_{dc} = \frac{\text{Area under one cycle of } i_o}{\text{Period of } i_o}$

$$= \frac{\int_0^{2\pi} i_o d\omega t}{2\pi}$$

$$= \frac{1}{2\pi} \left[\int_0^{\pi} I_m \sin \omega t d\omega t + \int_{\pi}^{2\pi} 0 d\omega t \right] \quad (\text{using 7})$$

$$= \frac{I_m}{2\pi} \left[-\cos \omega t \right]_0^{\pi}$$

$$= \frac{I_m}{2\pi} [-\cos\pi + \cos 0]$$

$$I_{dc} = \frac{I_m}{\pi} @ 0.3183 I_m - ⑨ (\because \cos\pi = -1, \cos 0 = 1)$$

- ② Average Load Voltage @ DC Load Voltage @ DC Output Voltage @ Average Output Voltage (V_{dc}) :

DC load voltage.

$$V_{dc} = I_{dc} \cdot R_L$$

$$= \frac{I_m}{\pi} \cdot R_L \quad (\text{Using 9})$$

$$= \frac{1}{\pi} \left[\frac{V_m}{R_f + R_L} \right] R_L \quad (\text{Using 8})$$

$$V_{dc} = \frac{V_m/\pi}{1 + R_f/R_L} \quad - ⑩$$

If diode is ideal, $R_f = 0$

$$\therefore V_{dc} = \frac{V_m}{\pi} \quad - ⑪$$

- ③ RMS Load Current (I_{rms}) :

RMS load current,

$$\begin{aligned} I_{rms} &= \sqrt{\frac{\text{Area under one cycle of } i_o^2}{\text{Period of } i_o}} \\ &= \sqrt{\frac{\int_0^{2\pi} i_o^2 dt}{2\pi}} \\ &= \sqrt{\frac{1}{2\pi} \left[\int_0^{\pi} I_m^2 \sin^2 \omega t dt + \int_{\pi}^{2\pi} 0 dt \right]} \quad (\text{Using 7}) \\ &= \sqrt{\frac{I_m^2}{2\pi} \int_0^{\pi} \left(\frac{1 - \cos 2\omega t}{2} \right) dt} \quad (\because \sin^2 \theta = \frac{1 - \cos 2\theta}{2}) \end{aligned}$$

$$= \frac{I_m}{2} \sqrt{\frac{1}{\pi} \left\{ (\omega t)_0^{\pi} - \left(\frac{\sin \omega t}{2} \right)_0^{\pi} \right\}} \quad [\because \sin n\pi = 0, \\ n \in \mathbb{Z}]$$

$$= \frac{I_m}{2} \sqrt{\frac{1}{\pi} (\pi - 0)}$$

$$I_{rms} = \frac{I_m}{2} \quad - (12)$$

④ RMS load Voltage (V_{rms})

RMS load Voltage.

$$V_{rms} = I_{rms} R_L$$

$$= \left(\frac{I_m}{2} \right) R_L$$

$$= \frac{1}{2} \left(\frac{V_m}{R_f + R_L} \right) R_L$$

$$V_{rms} = \frac{V_m/2}{1 + R_f/R_L} \quad - (13)$$

If diode is ideal, $R_f = 0$

$$\therefore V_{rms} = \frac{V_m}{2} \quad - (14)$$

⑤ Ripple factor (γ):

Ripple factor.

$$\gamma = \frac{V_{ac}}{V_{dc}} \quad - (5)$$

$$= \sqrt{\frac{V_{rms}^2 - V_{dc}^2}{V_{dc}^2}} \quad [\because V_{rms}^2 = V_{ac}^2 + V_{dc}^2]$$

$$= \sqrt{\left(\frac{V_{rms}}{V_{dc}} \right)^2 - 1}$$

$$= \sqrt{\left(\frac{V_m/2}{1 + R_f/R_L} \right)^2 / \left(\frac{V_m/\pi}{1 + D + 1/\pi} \right)^2 - 1} \quad (\text{using } (10) \& (13))$$

$$\gamma = \sqrt{\frac{\pi^2}{4} - 1}$$

$$\boxed{\gamma = 1.21 \text{ @ } 121\%} \quad - (16)$$

Note:

- ① AC Components present in the DC output of a rectifier are called ripple.
- ② A measure of the smoothness of the DC output of a rectifier is called the ripple factor (⑥)

The ratio of RMS value of AC component present in the rectified output to the DC component in the rectified output is called ripple factor

i.e. $\gamma = \frac{V_{ac}}{V_{dc}} @ \frac{I_{ac}}{I_{dc}}$

- ③ We have

$$\left(\text{Total RMS Value of rectified output} \right)^2 = (\text{DC Value})^2 + (\text{RMS Value of AC component})^2$$

∴ $I_{rms}^2 = I_{dc}^2 + I_{ac}^2 - (17)$ (⑦)

$$V_{rms}^2 = V_{dc}^2 + V_{ac}^2 - (18) \quad (⑧)$$

- ④ From ⑦ & ⑧, we can write

$$\gamma = \frac{V_{ac}}{V_{dc}} = 121\% \Rightarrow \boxed{V_{ac} = 121\% + V_{dc}} - (19)$$

∴ AC @ ripple component is 121% of the DC component.
Hence HVR is not recommended for practical applications.

- ⑤ Efficiency @ Rectification efficiency : (η) (Power conversion efficiency)

Efficiency, $\eta = \frac{P_{dc}}{P_{in}} - (20)$

$$\begin{aligned}
 &= \frac{I_{dc}^2 R_L}{I_{max}^2 (R_f + R_L)} \quad \left[\because P_{dc} = I_{dc}^2 R_L \right] \\
 &= \frac{(I_m/\pi)^2 R_L}{(I_m/2)^2 (R_f + R_L)} \quad [Using (9) \& (12)] \\
 &= \frac{4}{\pi^2} \frac{R_L}{R_f + R_L}
 \end{aligned}$$

$$\eta = \frac{0.406}{1 + R_f/R_L} @ \frac{40.6\%}{1 + R_f/R_L} - (21)$$

If diode is ideal, $R_f = 0$

$$\therefore \eta = 0.406 @ 40.6\% - (22)$$

Note:

① The ratio of the dc output power to ac input power supplied to the rectifier is known as rectification efficiency.

② From (20) & (22), we can write

$$\eta = \frac{P_{dc}}{P_{ac}} = 40.6\% \Rightarrow P_{dc} = 40.6\% \text{ of } P_{ac} - (23)$$

∴ The dc output power is 40.6% of the ac input power (a maximum of 40.6% of a.c input power is converted into dc output power). Hence HVR has a very poor rectification efficiency.

③ The process of converting a.c voltage into pulsating d.c voltage is called rectification.

④ Percentage regulation (Voltage regulation) (% Regulation)

$$\% \text{ Regulation} = \frac{V_{NL} - V_{FL}}{V_{FL}} \times 100 - (24)$$

$$\begin{aligned}
 &= \frac{\frac{V_m}{\pi} - \left(\frac{V_m}{\pi}\right) \frac{R_L}{R_f + R_L}}{\left(\frac{V_m}{\pi}\right) \frac{R_L}{R_f + R_L}} \times 100 \\
 &= \frac{1 - \frac{R_L}{R_f + R_L}}{\frac{R_L}{R_f + R_L}} \times 100 \quad \left[\because V_{NL} = \frac{V_m}{\pi} \right] \\
 &= \frac{R_f + R_L - R_L}{R_f + R_L} \times 100 \\
 &\quad \frac{R_L}{R_f + R_L}
 \end{aligned}$$

$$\% \text{ Regulation} = \frac{R_f}{R_L} \times 100 \quad \text{--- (25)}$$

If diode is ideal, $R_f = 0$

$$\therefore \% \text{ Regulation} = 0 \quad \text{--- (26)}$$

Note: ① From (26), For an ideal diode, a HVR behaves as an ideal dc Power Supply.

② V_{NL} → DC Output Voltage when load current is zero

③ DC Output Voltage with no load

V_{FL} → DC Output Voltage with load current

④ DC Output Voltage with load

⑤ The variation of dc off voltage as a function of DC load current is called regulation

⑥

The variation of dc output voltage on load changes from no load to full load is called regulation

(4) Ideally, the dc voltage (O/P) is independent of load current.

$$\therefore V_{NL} = V_{FL}$$

Hence, % Regulation = 0

(5) Lesser the value of the voltage regulation, better is the performance of the rectifier circuit.

$$(6) V_{NL} = V_{dc} \Big|_{R_L=\infty} = \frac{V_m/\pi}{1+R_f/\infty} = \frac{V_m}{\pi} \rightarrow \text{From 10)$$

$$V_{FL} = V_{dc} = \frac{V_m/\pi}{1+\frac{R_f}{R_L}} = \left(\frac{V_m}{\pi}\right) \frac{R_L}{R_f+R_L} \quad \left(\frac{\text{Anything}}{\infty} = 0 \right)$$


↑ fact = f_m
(Pulse of HWR) = (IIP frequency)

(7) Peak inverse Voltage (PIV) (Peak reverse Voltage) (PIV)

The peak inverse voltage is the maximum voltage across the reverse biased diode of a rectifier.

(8) The peak inverse voltage is the maximum reverse voltage to which the diode can be subjected.

The equivalent circuit of a HWR when diode is reverse biased (not conducting) is shown below.



Applying KVL to the loop,

$$-V_2 + V_r - i_o R_L = 0$$

$$\Rightarrow V_r = V_2 \quad (\because i_o = 0)$$

$$\Rightarrow V_r = V_m \sin \omega t \quad (\because V_2 = V_m \sin \omega t)$$

$$\Rightarrow V_{r\max} = V_m = \text{PIV} \quad - 27$$

∴ PIV for a HWR is equal to the peak secondary voltage of the transformer.

(ii) Full-Wave rectification: (FWR):

Definition: The rectifier which conducts current (voltage) during both positive and negative half-cycles of the ac input is called Full Wave rectifier.

@ Centre tapped full wave rectification:

Circuit diagram and input & output waveforms:




Fig: Full wave rectification

Construction:

It consists of Step down transformer with a centre-tapped secondary winding, two diodes and a load resistor. The input signal is applied to the primary winding of the transformer. The centre-tapped secondary winding of the transformer is connected to two diodes.

Operation:


→ During Positive half cycle of the input voltage, End A becomes positive w.r.t End F. Hence the diode D₁ conducts & D₂ is off & the current flows through R_L (Path: ABCDOA) (i_{d1})

④ Secondary Voltage Waveform

⑤ ⑥ Diode Current Waveform

⑦ ⑧ Load Current Waveform

→ i.e. V₀ is the output waveform



→ During negative half cycle of the input Voltage, end F becomes negative w.r.t end E. Hence the diode D₂ conduct & D₁ is off & the current flows through R_L (Path: FEBCD₂F) (I_{D2})

Therefore, the current flows through R_L in the same direction (C to D) for both half-cycles of input ac voltage.

Note:

① Advantages @ merits of Center-tapped PWR:

- (i) The dc output voltage and load current are twice than those of a HWR.
- (ii) The ripple factor is much less (0.482) than that of a HWR (1.21).
- (iii) The efficiency (^{81.2%}) is twice that of HWR (40.6%).
- (iv) The T.U.F (Transformer utilization factor) is more.
- (v) No D.c saturation of transformer secondary winding takes place.

② Disadvantages @ Drawbacks @ Demerits of Center-tapped PWR:

- (i) The output voltage is half of the secondary voltage.
- (ii) The peak-inverse voltage (PIV) of a diode is twice that of the diode used in the HWR.
- (iii) It is difficult to locate the centre tap on the secondary winding.
- (iv) Higher PIV diodes are larger in size & costlier.
- (v) It is expensive to manufacture a center-tapped transformer, which produces equal voltages on each half of the secondary winding.

③ Current through diode @ Current through R_L (i_o)

a) Peak load current (I_m):

Instantaneous supply voltage v_s :

$$v_s = V_m \sin \omega t \quad \text{--- (28)}$$


Instantaneous secondary voltage v_2 :

$$v_2 = \frac{N_2}{N_1} v_s \quad \text{--- (29)}$$

Using (28) in (29), we get

$$v_2 = V_m \sin \omega t \quad \text{--- (30)} \quad (\text{Let } N_1 = N_2)$$

The equivalent circuit when the diode D_1 is ON & D_2 is OFF is shown below.



Applying KVL to the loop,

$$V_2 - i_o R_f - i_o R_L = 0$$

$$i_o = \frac{V_2}{R_f + R_L}, \quad 0 \leq \omega t \leq \pi \quad \text{--- (31)}$$

Using (30) in (31). we get

$$i_o = \frac{V_m}{R_f + R_L} \sin \omega t, \quad 0 \leq \omega t \leq \pi$$

$$\Rightarrow i_o = I_m \sin \omega t ; \quad 0 \leq \omega t \leq \pi$$

Where, $I_m = \frac{V_m}{R_f + R_L}$ --- (32)

$R_f \rightarrow$ Forward resistance of the diode.

Eqn (32) gives the current through R_L

Eqn (33) gives the peak load current.

Derivation:

- ④ Average load current @ DC load current @ DC output current @ Average output current (I_{dc}):

DC load current.

$$I_{dc} = \frac{\text{Area under one cycle of } i_o}{\text{Period of } i_o}$$

$$= \frac{\int_0^{\pi} i_o dt}{\pi}$$

$$= \frac{1}{\pi} \left[\int_0^{\pi} I_m \sin \omega t dt \right] \quad (\text{Using 32})$$

$$= \frac{I_m}{\pi} [-\cos \omega t]_0^{\pi}$$

$$I_{dc} = \frac{2 I_m}{\pi} \text{ or } 0.636 I_m \quad - \text{(34)} \quad (\because \cos \pi = -1, \cos 0 = 1)$$

② Average load Voltage @ DC load Voltage @ DC output
Voltage @ Average output Voltage (V_{dc}):

DC load Voltage.

$$V_{dc} = I_{dc} R_L$$

$$= \frac{2 I_m}{\pi} R_L \quad (\text{Using 34})$$

$$= \frac{2}{\pi} \left[\frac{V_m}{R_f + R_L} \right] R_L \quad (\text{Using 33})$$

$$V_{dc} = \frac{2 V_m / \pi}{1 + R_f / R_L} \quad - \text{(35)}$$

If diode is ideal, $R_f = 0$

$$\therefore V_{dc} = \frac{2 V_m}{\pi} \text{ or } 0.636 V_m \quad - \text{(36)}$$

Note: ① Comparing ① & ③4, we can write,

$$I_{dc, \text{FWR}} = 2 I_{dc, \text{HWR}}$$

② Now from ⑩ & ⑪ & ⑤ & ⑥

$$V_{dc} = \frac{\text{Area under one cycle of } v_o}{\text{Period of } v_o}$$

$$= \frac{\int_0^{\pi} v_o dt}{\pi}$$

$$= \frac{\int_0^{\pi} i_o R_L dt}{\pi} \quad [\because v_o = i_o R_L]$$

$$= \frac{1}{\pi} \left(\int_0^{\pi} i_o dt \right) R_L$$

$$\Rightarrow = \frac{2 V_m / \pi}{1 + R_f / R_L} \quad (\text{Same as 35})$$

③ RMS load current (I_{RMN}):

RMS load current.

$$I_{RMN} = \sqrt{\frac{\text{Area under one cycle of } i_o^2}{\text{Period of } i_o}}$$

$$= \sqrt{\frac{\int_0^\pi i_o^2 dt}{\pi}}$$

$$= \sqrt{\frac{1}{\pi} \left[\int_0^\pi I_m^2 \sin^2 \omega t dt \right]} \quad (\text{Using 32})$$

$$= \sqrt{\frac{I_m^2}{\pi} \int_0^\pi \frac{(1 - \cos 2\omega t)}{2} dt} \quad (\because \sin^2 \theta = \frac{1 - \cos 2\theta}{2})$$

$$= I_m \sqrt{\frac{1}{2\pi} \left\{ \left(\omega t \right)_0^\pi - \left(\frac{\sin 2\omega t}{2} \right)_0^\pi \right\}} \quad (\because \sin 2\pi = \sin 0 = 0)$$

$$= \frac{I_m}{\sqrt{2}} \sqrt{\frac{1}{2\pi} (\pi)}$$

$$I_{RMN} = \frac{I_m}{\sqrt{2}} \quad - (37)$$

Note: ① Comparing ⑫ & ⑬, we can write
 $I_{RMN}(\text{FLR}) = \sqrt{2} I_{RMN}(\text{HVR}) @ 1.414 I_{RMN}(\text{HVR})$
 ② From ⑬ & ⑭ & ⑮ & ⑯ & ⑰, we can write
 $V_{RMN}(\text{FLR}) = \sqrt{2} V_{RMN}(\text{HVR}) @ 1.414 V_{RMN}(\text{HVR})$

④ RMS load Voltage (V_{RMN}):

RMS load voltage.

$$V_{RMN} = I_{RMN} R_L$$

$$= \frac{I_m}{\sqrt{2}} R_L \quad (\text{Using 37})$$

$$= \frac{1}{\sqrt{2}} \frac{V_m}{R_f + R_L} R_L \quad (\text{Using 33})$$

$$V_{RMN} = \frac{V_m / \sqrt{2}}{1 + R_f / R_L} \quad - (38)$$

If diode is ideal, $R_f = 0$

$$\therefore V_{RMN} = \frac{V_m}{\sqrt{2}} \quad - (39)$$

(4) $V_{RMN} = \sqrt{\frac{\text{Area under one cycle of } V_o^2}{\text{Period of } V_o}}$

$$= \sqrt{\frac{\int_0^\pi V_o^2 dt}{\pi}}$$

$$= \sqrt{\frac{1}{\pi} \int_0^\pi i_o^2 R_L^2 dt} \quad (\because V_o = i_o R_L)$$

$$= \sqrt{\frac{1}{\pi} \int_0^\pi i_o^2 dt} \times R_L$$

$$= \frac{I_m}{\sqrt{2}} R_L$$

$$\Rightarrow V_{RMN} = \frac{V_m / \sqrt{2}}{1 + R_f / R_L} \quad (\text{Same as 38})$$

⑤ Ripple factor (γ):

Ripple factor,

$$\gamma = \frac{V_{ac}}{V_{dc}} \quad \text{--- (*)}$$

$$= \sqrt{\frac{V_{rms}^2 - V_{dc}^2}{V_{dc}}} \quad (\text{Using 18})$$

$$= \sqrt{\left(\frac{V_{rms}}{V_{dc}}\right)^2 - 1}$$

$$= \sqrt{\left(\frac{V_m/\sqrt{2}}{1 + R_f/R_L}\right)^2 - 1} \quad \left(\frac{2V_m/\pi}{1 + R_f/R_D}\right)^2 - 1$$

$$= \sqrt{\left(\frac{\pi}{2\sqrt{2}}\right)^2 - 1} \quad (\text{Using 35 & 38})$$

$$\boxed{\gamma = 0.483 @ 48.3\%} \quad - (40)$$

$$\textcircled{a} \quad \gamma = \frac{I_{ac}}{I_{dc}}$$

$$= \sqrt{\frac{I_{rms}^2 - I_{dc}^2}{I_{dc}^2}} \quad (\text{Using 1})$$

$$= \sqrt{\frac{\left(\frac{I_{rms}}{I_{dc}}\right)^2 - 1}{I_{dc}}}$$

$$= \sqrt{\left(\frac{I_{rms}/\sqrt{2}}{2 I_{dc}/\pi}\right)^2 - 1}$$

$$= \sqrt{\left(\frac{\pi}{2\sqrt{2}}\right)^2 - 1}$$

$$= 0.483 \cdot (\text{Same as (40)})$$

⑥ Efficiency @

Rectification efficiency @

Power conversion efficiency (η)

Efficiency,

$$\eta = \frac{P_{dc}}{P_{ac}} \quad \text{--- (**)}$$

$$= \frac{I_{dc}^2 R_L}{I_{rms}^2 (R_f + R_L)}$$

$$= \frac{(2I_m/\pi)^2 R_L}{(I_m/\sqrt{2})^2 (R_f + R_L)}$$

$$= \frac{8}{\pi^2} \frac{R_L}{R_f + R_L}$$

$$\boxed{\eta = \frac{81.2\%}{R_f + R_L} @ 0.812} \quad - (41) \quad \text{If diode is ideal, } R_f = 0$$

From (40) & (41), we can write

$$\gamma = \frac{V_{ac}}{V_{dc}} = 48.3\%$$

$$\Rightarrow V_{ac} = 48.3\% \text{ of } V_{dc}$$

Note: (1) From (***) & (42), we can write

$$\eta = \frac{P_{dc}}{P_{ac}} = 81.2\% \Rightarrow P_{dc} = 81.2\% \text{ of } P_{ac} \quad - (43)$$

(2) From (22) & (42), we can write

$$\eta_{(FLR)} = 2 \eta_{(HWR)}$$

(7) Percentage regulation @ Voltage regulation (% Regulation)

$$\begin{aligned} \% \text{ Regulation} &= \frac{V_{NL} - V_{FL}}{V_{FL}} \times 100 - (44) \\ &= \frac{\frac{2V_m}{\pi} - \frac{(2V_m/\pi) R_L}{R_f + R_L}}{\frac{(2V_m/\pi) R_L}{R_f + R_L}} \times 100 \\ &= \frac{\frac{2V_m}{\pi} \left(1 - \frac{R_L}{R_f + R_L}\right)}{\frac{2V_m}{\pi} \left(\frac{R_L}{R_f + R_L}\right)} \times 100 \\ &= \frac{R_f + R_L - R_L}{R_f + R_L} \times 100 \end{aligned}$$

$$\begin{aligned} V_{FL} &= V_{dc} = \frac{2V_m/\pi}{1 + R_f/R_L} \\ \Rightarrow V_{FL} &= \frac{(2V_m/\pi) R_L}{R_f + R_L} \\ \text{or} \\ V_{NL} &= V_{dc} |_{R_L=\infty} \\ &= \frac{(2V_m/\pi)}{1 + R_f/100} \\ V_{NL} &= \frac{2V_m}{\pi} \left(\because \frac{R_f}{\infty} = 0\right) \end{aligned}$$

$$\% \text{ Regulation} = \frac{R_f}{R_L} \times 100 \quad - (45)$$

If diode is ideal, $R_f = 0$


$$\therefore \% \text{ Regulation} = 0 \quad - (46)$$

From (25) & (45),
 $\% \text{ Regulation for HWR} = \% \text{ Regulation for FLR}$

(8) Peak inverse Voltage @ Peak reverse Voltage (PIV)

The equivalent circuit of
FLR when D₁ is ON & D₂ is OFF
is shown in fig (4)

(47) The equivalent circuit of
FLR when D₁ is OFF & D₂
is ON is shown in fig (**)



Fig(**): During negative half-cycle of input


Applying KVL to the loop.

$$-V_2 - V_2 + V_r = 0$$

$$\Rightarrow V_r = 2V_2$$

$$\Rightarrow V_r = 2V_m \sin \omega t$$

$$\Rightarrow PIV = V_{r\max} = 2V_m \quad (\text{Using } 30^\circ) \quad - (47)$$



Fig(+) : During Positive half-cycle of input

Applying KVL to the loop.

$$+V_2 + V_2 - V_r = 0$$

$$\Rightarrow V_r = 2V_2$$

$$\Rightarrow V_r = 2V_m \sin \omega t$$

$$\Rightarrow PIV = V_{r\max} = 2V_m \quad (\text{Using } 30^\circ) \quad - (47)$$

Note: From (27) & (47), we can write

$$(PIV)_{FLR} = 2(PIV)_{HBR}$$

(b) Full-Wave bridge rectification:

Circuit diagram:




Fig: Full-Wave bridge rectification


Construction:

It consists of a Step down transformer, four diodes & a load resistor. The primary coil of a transformer is connected to ac input and Secondary coil to a load resistor (R_L) through diodes.

Operation:

→ During positive half cycle of the input Voltage, end A becomes positive w.r.t. end C. Hence the diodes D1 & D2 are

ON & D₃ and D₄ are OFF. The current flows through R_L (Path: ABCDEFA)



→ During negative half cycle of the input voltage, end A becomes negative w.r.t end F. Hence the diodes D₃ & D₄ are ON & D₁, D₂ are OFF. The current flows through R_L (Path: FECDBAF)

Therefore, the current flows through R_L in the same direction (C to D) for both half-cycles of input AC voltage.

Fig:

- (a) Secondary voltage waveform
- (b) & (c) Diode current waveform
- (d) Load current waveform
- (e) Load voltage waveform.

Note:

- (i) Advantages of Full-Wave bridge rectification
 - (i) The center-tapped transformer is not required.
 - (ii) The transformer is less costly.
 - (iii) The PIV is one-half that of the Centre-tap circuit.
 - (iv) The output is twice that of the Centre-tap circuit for the same secondary voltage.

- (V) The T.U.F (Transformer Utilization factor) is more.
 (VI) Less D.C Saturation of transformer Secondary winding.
 (VII) It can be used in applications where floating output terminals are allowed.

② Disadvantages @ Draw backs @ Demerits of Full Wave bridge rectifier:

- (i) It requires four diodes
 (ii) As during each half-cycle of a.c input two diodes that conduct are in series, therefore, Voltage drop in the internal resistance of the rectifying unit will be twice as compared to centre tap circuit.

③ Current through R_L (i_o) & peak load current (I_m):

Instantaneous supply voltage is,

$$V_1 = V_m \sin \omega t \quad (48)$$

Instantaneous secondary voltage is,


$$V_2 = \frac{N_2}{N_1} V_1 \quad (49)$$

Using (48) in (49), assuming $N_1 = N_2$, we can write,

$$V_2 = V_m \sin \omega t \quad (50)$$

The equivalent circuit when the diodes D_1 & D_2 are ON

& the diodes D_3 & D_4 are off is shown below,



Applying KVL to the loop

$$V_2 - i_o R_f - i_o R_L - i_o R_f = 0$$

$$\Rightarrow i_o = \frac{V_2}{2R_f + R_L}, \quad 0 \leq \omega t \leq \pi \quad (51)$$

Using (50) in (51), we get

$$i_o = \frac{V_m}{2R_f + R_L} \sin \omega t, \quad 0 \leq \omega t \leq \pi$$

$$\Rightarrow i_o = I_m \sin \omega t ; 0 \leq \omega t \leq \pi \quad - (52)$$

$$\text{Where, } I_m = \frac{V_m}{2R_f + R_L} \quad - (53)$$

Where, $R_f \rightarrow$ Forward resistance of the diode

Eqn (52) gives the current through R_L

Eqn (53) gives the peak load current @ maximum load current

Derivation

- (1) Average load current @ DC load current @ DC output current @ Average output current (I_{dc}) :

$I_{dc} = \frac{\text{Area under one cycle of } i_o}{\text{Period of } i_o}$

$$I_{dc} = \frac{2 I_m}{\pi} @ 0.636 I_m @ \frac{2 V_m / \pi}{2R_f + R_L} \quad (\text{Using 53}) \quad - (54)$$

- (2) Average load Voltage @ DC load Voltage @ DC output Voltage @ Average output Voltage (V_{dc}) :

$$\begin{aligned} V_{dc} &= I_{dc} R_L \\ &= \frac{2 I_m}{\pi} R_L \quad (\text{Using 54}) \end{aligned}$$

$$V_{dc} = \frac{2 V_m / \pi}{1 + 2(R_f/R_L)} \quad - (55) \quad (\text{Using 53})$$

If diode is ideal, $R_f = 0$

$$\therefore V_{dc} = \frac{2 V_m}{\pi} @ 0.636 V_m \quad - (56)$$

- (3) RMS load current (I_{mr}) :

$$I_{mr} = \sqrt{\frac{\text{Area under one cycle of } i_o^2}{\text{Period of } i_o}}$$

$$I_{mr} = \frac{I_m}{\sqrt{\pi}} @ \frac{V_m / \sqrt{2}}{2R_L + 0} \quad - (57) \quad (\text{Using 53})$$

5) RMS Load Voltage (V_{RL}):

$$V_{RL} = I_{RL} R_L$$

$$V_{RL} = \frac{V_m / \sqrt{2}}{1 + 2(R_f / R_L)} \quad - (58)$$

If diode is ideal, $R_f = 0$.

$$\therefore V_{RL} = \frac{V_m}{\sqrt{2}} \quad - (59)$$

⑤ Ripple factor (γ):

$$\gamma = \frac{V_{ac}}{V_{dc}}$$

$$\gamma = 0.483 @ 48.3\% \quad - (60)$$

③ Efficiency @ Rectification efficiency @ Power conversionEfficiency (η):

$$\eta = \frac{P_{dc}}{P_{ac}}$$

$$\eta = \frac{0.812}{1 + 2(R_f / R_L)} \quad - (61)$$

If diode is ideal, $R_f = 0$

$$\therefore \eta = 0.812 @ 81.2\% \quad - (62)$$

④ Percentage regulation @ Voltage regulation (% Regulation):

$$\% \text{ Regulation} = \frac{V_{NL} - V_{FL}}{V_{FL}} \times 100$$

$$\approx \frac{\frac{2V_m}{\pi} - \frac{(2V_m/\pi)R_L}{2R_f + R_L}}{\frac{(2V_m/\pi)R_L}{2R_f + R_L}} \times 100$$


$$\% \text{ Regulation} = \frac{2R_f}{R_L} \times 100 \quad - (63)$$

If diode is ideal, $R_f = 0$

$$\therefore \% \text{ Regulation} = 0 \quad - (64)$$

⑧ Peak inverse Voltage @ Peak reverse Voltage (PIV) @ (PRV)

The equivalent circuit of full wave bridge rectifier when $D_1 \& D_2$ are ON and $D_3 \& D_4$ are OFF is shown in fig (*)



Applying KVL to ABEEFA


$$V_2 - V_r = 0 \quad (\text{A}B\bar{B}'\bar{E}'\bar{E}\bar{F}\bar{A})$$

$$\Rightarrow V_r = V_2 = V_m \sin \omega t \quad (\text{V}_m \text{ is } 50)$$

$$\Rightarrow PIV = V_{r\max} = V_m$$

Note: ① $f_{out} = 2 f_{in}$
(For O/P freq) = $(2 \times i/p \text{ freq})$

② The equivalent circuit of full wave bridge rectifier when $D_3 \& D_4$ are ON and $D_1 \& D_2$ are OFF is shown in fig (***)



Applying KVL to ACEFA

③ $A\bar{B}\bar{B}'\bar{E}'\bar{E}\bar{F}\bar{A}$

$$-V_2 + V_r = 0$$


$$\Rightarrow V_r = V_2 = V_m \sin \omega t$$

$$\Rightarrow PIV = V_{r\max} = V_m$$

* Filter ④ Filter circuit:

The output of the rectifier is pulsating DC ie it contains AC and DC components.

A device which ~~removes~~^(filter out) the AC component (Ripple) from the rectified output is called filter.



The most commonly used filter circuits are

- ① Capacitor filter
- ② Inductor filter
- ③ Choke input (LC) filter
- ④ π -filter (Capacitor input)

HVR with Capacitor filter:

Fig ① Shows a HVR with capacitor filter.

* The reactance of a capacitor is

$$X_C = \frac{1}{2\pi f C}$$

* For DC, $f=0 \therefore X_C = \infty$ i.e. capacitor offers infinite reactance to D.C.
(Capacitor passes AC signal but blocks DC)

Fig ② Shows different waveforms

→ During the positive half-cycle of the

AC input voltage, the diode is forward biased (conducts) and it charges the capacitor to the peak value of secondary transformer voltage (V_m) (indicated by 'oa'). The charging time is negligible.

When the AC input voltage falls below V_m , the capacitor discharges through the load resistance (indicated by 'ab'). This discharging process of the capacitor continues until the diode starts conducting again. This process is repeated again and again and the output voltage waveform becomes 'abcd'.





Fig ①: HVR with Capacitor filter



The ripple factor with 'C' filter is,

$$\eta = \frac{1}{2\sqrt{3} f R_L C}$$

$f \rightarrow$ Frequency of the Supply V_{HZ}

R_L → Load resistance

C → Capacitance value of capacitor

Note: ① The process of removing ac components (ripple) from the rectified output is called filtering.

② The discharging time (t_d) is,

$$t_d = C \cdot R_L$$

where, C → Capacitance value of the capacitor

R_L → Load resistance.

③ Without capacitor filter, output varies between Zero & V_M

With capacitor filter, output varies between [V_M - V_{R(P-P)}] & V_M

④ V_{R(P-P)} = $\frac{I_{dc}}{fC} = \frac{V_{dc}}{fCR_L}$ $V_{R(P-P)} \rightarrow$ Peak to Peak Ripple Voltage on capacitor.

⑤ V_{dc} = V_M - $\frac{I_{dc}}{2fC} = V_M - \frac{V_{dc}}{2fCR_L}$

$$\textcircled{6} \quad V_{dc} = \frac{V_M}{\left(1 + \frac{1}{2fCR_L}\right)}$$

2) Full Wave Rectification With Capacitor Filter:

Fig ③ Shows a FWR with capacitor filter.

Fig ④ Shows different waveforms.

→ During the Positive half-cycle of the ac input voltage, the diode D₁ is forward biased and it charges the capacitor to the peak value of secondary transform




Fig ③: FWR with capacitor filter

Voltage (V_m) (indicated by oa).

When the transformer Secondary Voltage falls below V_m , the capacitor discharges through the load resistance (R_L , Stop conducting) and this

continues until the diode D_2 (ab) starts conducting again. This process is repeated again and again and the output waveform becomes 'oabcdefg'.

The ripple factor with 'c' filter is,

$$\gamma = \frac{1}{4\sqrt{3} f R_L C}$$

③ Full Wave bridge rectification with Capacitor filter:




Fig.5: Full wave bridge rectification with capacitor filter

Fig.6 shows a Full bridge rectification with capacitor filter.

Fig.6 shows different waveforms.

→ During the Positive half-cycle of the ac input voltage, diodes D_1 and D_2 conduct & charge the capacitor to the peak value of the secondary transformer voltage (V_m) (indicated by oa).

When the transformer Secondary Voltage falls below V_m (D_1 & D_2 stop conducting), the capacitor

discharges through the load resistance and this continues




Fig.6: Different waveforms

continues until the diode D_2 (ab) starts conducting again. This process is repeated again and again and the output waveform becomes 'oabcdefg'.

The ripple factor with 'c' filter is,

$$\gamma = \frac{1}{4\sqrt{3} f R_L C}$$

③ Full Wave bridge rectification with Capacitor filter:




Fig.5: Full wave bridge rectification with capacitor filter

Fig.6 shows a Full bridge rectification with capacitor filter.

Fig.6 shows different waveforms.

→ During the Positive half-cycle of the ac input voltage, diodes D_1 and D_2 conduct & charge the capacitor to the peak value of the secondary transformer voltage (V_m) (indicated by oa).

When the transformer Secondary Voltage falls below V_m (D_1 & D_2 stop conducting), the capacitor

discharges through the load resistance and this continues

continues until the diode D_2 (ab) starts conducting again. This process is repeated again and again and the output waveform becomes 'oabcdefg'.

The ripple factor with 'c' filter is,

$$\gamma = \frac{1}{4\sqrt{3} f R_L C}$$

③ Full Wave bridge rectification with Capacitor filter:




Fig.5: Full wave bridge rectification with capacitor filter

Fig.6 shows a Full bridge rectification with capacitor filter.

Fig.6 shows different waveforms.

→ During the Positive half-cycle of the ac input voltage, diodes D_1 and D_2 conduct & charge the capacitor to the peak value of the secondary transformer voltage (V_m) (indicated by oa).

When the transformer Secondary Voltage falls below V_m (D_1 & D_2 stop conducting), the capacitor

discharges through the load resistance and this continues

until the diodes D₃ & D₄ start conducting (indicated by ab again. This process is repeated again & again and output waveform becomes '0abcdefg'.

The ripple factor with 'C' filter is.

$$\gamma = \frac{1}{4\sqrt{3} f R L C}$$

Note:

- ① $V_{r(p-p)} = \frac{I_{dc}}{2fC} = \frac{V_{dc}}{2fCR_L}$
- ② $V_{dc} = V_m - \frac{I_{dc}}{4fC} = V_m - \frac{V_{dc}}{4fCR_L}$ ③

$V_{dc} = \frac{V_m}{1 + \frac{1}{4fCR_L}}$

For Full center tap
rectifier & Full
bridge rectifier


③ Advantages of Capacitor filter:

- (i) Low cost (ii) Small Size (iii) Little Weight
- (iv) Good characteristics (v) An inexpensive filter for light loads
~~(vi) low dead voltage operation~~ (ie load with larger value of resistance)
- (vi) Suitable for small load currents (say up to 50mA)
[used in transistor radio battery eliminators]

④ Disadvantages of capacitor filter:

- (i) Not suitable for heavy loads (ie a load with smaller value of resistance)
- (ii) Ripple factor depends on load resistance

Note: ① Zener diode



(ii) Junction breakdown:

When a junction diode is reverse biased, a very small

Zener diodes are the diodes which are designed to operate in the breakdown region. They are also called as breakdown diodes.

B) Avalanche diodes

When the reverse voltage is sufficiently increased, the junction breaks down and a large reverse current flows. If a resistor (R_L) is connected in series with the diode, the current is limited & will not destroy the device.

(iii) Voltage regulators:

A circuit which converts unregulated DC to regulated (constant) DC is called Voltage regulator.




Fig: Block diagram of Regulated DC Power Supply

E) Zener diode Voltage regulators:

Under reverse bias condition, the voltage across the zener diode remains constant (even if input changes). Hence Zener diode is sometimes called as Voltage regulator.

The Zener current (I_Z) must satisfy the condition

$$I_{ZK} < I_Z < I_{ZM}$$

I_Z Should be selected as I_{ZT} (Specified test current (usually 20mA))

Where I_{ZK} → Diode knee voltage @ minimum reverse current to sustain breakdown

I_{ZM} → maximum zener current limited by the maximum power dissipation (P_D)

$$P_D = V_Z I_{ZM}$$

① Zener diode Voltage regulator Under no load ⑥
(Regulator circuit with no load) ⑦ Under no load

Fig shows the Zener voltage regulator with no load




Fig : Zener voltage regulator with no load

→ V_s is the unregulated dc voltage (output from rectifier with value greater than the zener breakdown voltage (V_z)).

→ Here $V_o = V_z \rightarrow$ Constant

→ Current I_Z must satisfy the condition.

$$I_{Zk} < I_Z < I_{Zm}$$

→ Normally I_Z is selected as I_{ZT} (specified test current).

→ Applying KVL to the loop

$$V_s - I_Z R_1 - V_z = 0$$

↳
 $I_{Zk} \rightarrow$ minimum Zener current to sustain breakdown
 $I_{Zm} \rightarrow$ maximum Zener current (to have power dissipation less than the maximum permissible value (P_0))

⇒

$$I_Z = \frac{V_s - V_z}{R_1} \quad R_1 = \frac{V_s - V_z}{I_Z}$$

minimum Zener current,

$$I_{Zmin} = \frac{V_{smin} - V_z}{R_1}$$

maximum Zener current,

$$I_{Zmax} = \frac{V_{smax} - V_z}{R_1}$$

→ Power dissipated in R_1 ,

$$P_{R_1} = I_Z^2 R_1$$

② Loaded regulator ⑧ Loaded zener voltage regulator ⑨
(Shunt regulator)

Fig. Shows the Zener Voltage regulator with load




Fig: Zener Voltage regulator with load

→ V_s is the unregulated DC voltage (output from rectifier with filter)

→ Voltage across R_L = Voltage across Zener diode
i.e. $V_o = V_Z$ → ①

→ We have from KCL at node P.

$$I_1 = I_2 + I_L \quad \text{--- ②}$$

→ Applying KVL to loop APBC, we get,

$$V_s - I_1 R_1 - V_Z = 0$$

$$\Rightarrow I_1 = \frac{V_s - V_Z}{R_1} \quad \text{--- ③}$$

→ When $I_L = I_{L\max}$, $I_2 = I_{Z\min}$. L.C. get (From con 2)

$$I_1 = I_{Z\min} + I_{L\max} \quad \text{--- ④}$$

→ When $I_L = 0$, entire I_1 flows through the Zener diode.

For a Zener diode with an $I_{ZT} = 20\text{mA}$, $I_{ZMM} = 5\text{mA}$

We should ensure that the total current does not exceed the maximum Zener diode current (I_{ZM}). Now con ② becomes,

$$I_1 = I_{ZM} \quad \text{--- ⑤} \quad [\because I_2 = I_{ZM}, I_L = 0]$$

→ Equating ④ & ⑤, we get

$$I_{ZM} = I_{Z\min} + I_{L\max} \quad \text{--- ⑥}$$

→ Using ⑥ in ③, we get

$$I_{ZM} = \frac{V_s - V_Z}{R_1} \quad \text{--- ⑦} \quad R_1 = \frac{V_s - V_Z}{I_{ZM}} \quad \text{--- ⑧}$$

Note: ① I_b Input Voltage Vs Variac

Using ② & ③, $I_Z = \left(\frac{V_S - V_Z}{R_1} \right) - I_L$

$$\Rightarrow \frac{V_{S\min} - V_Z}{R_1} - I_{L\max} > I_{Z\min} \quad ④ \quad R_{1(\max)} = \frac{V_{S\min} - V_Z}{I_{Z\min} + I_{L\max}}$$

$$\frac{V_{S\max} - V_Z}{R_1} - I_{L\min} < I_{Z\max} \quad ⑤ \quad R_{1(\min)} = \frac{V_{S\max} - V_Z}{I_{Z\max} + I_{L\min}}$$


② Power Supply Performance

The dc output voltage in a dc power supply varies due to:

- ① Source effect ② Load effect

① Source effect

Without load




The equivalent circuit of zero voltage regulator under no load is shown in fig ②.

From voltage divider rule,

$$\Delta V_o = \frac{\Delta V_s R_2}{R_1 + R_2}$$

With load




The change in the output voltage (ΔV_o) due to the change in the line voltage (ac supply voltage) is called source effect.

ie Source effect = ΔV_o for a 10% change in V_s

→ The source effect expressed as a percentage of the dc output voltage V_o is called the line regulation @
Source regulation

ie Line regulation = $\frac{\Delta V_o \text{ for a } 10\% \text{ change in } V_s \times 100\%}{V_o}$



AC i/p Voltage





Fig ④



DC O/P Voltage

⑥ Load effect:




Fig ⑤

Thevenin's equivalent circuit of the Zener
Voltage regulator with load is shown in
fig ⑤

$$\Delta V_m = \Delta I_L (R_1 || R_2)$$

→ The change in load voltage is due to

the change in voltage ΔV_m , which is
due to change in current.

→ The change in the output voltage
(ΔV_o) due to the change in the load
current (ΔI_L) is called load effect.

ie Load effect = $\Delta V_o \text{ for } \Delta I_L$

→ The load effect expressed as a
percentage of the dc output voltage (V_o)
is called the load regulation

ie Load regulation = $\frac{\Delta V_o \text{ for } \Delta I_L \times 100\%}{V_o}$

Problem:

- ① Determine the levels of reverse saturation current at temperature of 35°C and 45°C for a junction which has $I_o = 30\text{mA}$ at 25°C .

Sol: Given $I_o(T_1) = 30 \times 10^{-9} \text{ A}$ at $T_1 = 25^{\circ}\text{C}$

$$I_o(T_2) = ? \text{ at } T_2 = 35^{\circ}\text{C}$$

$$I_o(T_2) = ? \text{ at } T_2 = 45^{\circ}\text{C}$$

Let

$$I_o(T_2) = I_o(T_1) \left[\frac{(T_2 - T_1)}{2} \right] I_o$$

$$I_o(T_2) = 30 \times 10^{-9} \left[\frac{(45 - 25)}{10} \right]$$

$$I_o(T_2) = 30 \times 10^{-9} \left[\frac{(35 - 25)}{10} \right]$$

$$I_o(T_2) = 12 \text{ mA} \text{ at } T_2 = 45^{\circ}\text{C}$$

$$\boxed{I_o(T_2) = 6 \text{ mA} \text{ at } T_2 = 35^{\circ}\text{C}}$$

- ② A Silicon Pn-junction has a reverse saturation current of $I_o = 30\text{nA}$ at a temperature of 300K . Calculate the junction current when the applied voltage is @ 0.7V forward bias.

③ 10V reverse bias.

Sol:

④ Given $I_o = 30 \times 10^{-9} \text{ A}$,

$$T = 300\text{K}$$

$$V_D = 0.7\text{V}$$

Let

$$I_D = I_o \left(e^{\frac{V_D}{nV_T}} - 1 \right)$$

$$= 30 \times 10^{-9} \left(e^{13.46} - 1 \right)$$

$$\boxed{I_D = 21 \text{ mA}}$$

⑤ Given $I_o = 30 \times 10^{-9} \text{ A}$

$$T = 300\text{K}$$

$$V_D = -10\text{V}$$

$$I_D = 30 \times 10^{-9} \left(e^{-19.2} - 1 \right)$$

$$\boxed{I_D = -30 \text{ nA}}$$

$$\left(\frac{V_D}{nV_T} = \frac{-10}{2 \times 1.38 \times 10^{-23} \times 300} = -19.2 \right)$$

$$\left(\because \frac{V_D}{nV_T} = \frac{V_D}{n \cdot 1.67 \times 10^{-19}} = \frac{0.7}{2 \times 1.38 \times 10^{-23} \times 300} = 13.46 \right)$$

- ③ A Silicon PN-junction has a reverse saturation current of 30nA at a temperature of 300K . Calculate the junction forward-bias Voltage required to produce a current of ① 0.1mA , ② 1mA .

Sol: We have,

$$I_D = I_0 (e^{\frac{V_D}{nV_T}} - 1)$$

$$\Rightarrow V_D = nV_T \ln \left(\frac{I_D}{I_0} + 1 \right)$$

④

$$V_D = 2 \times 26 \times 10^{-3} \ln \left(\frac{0.1 \times 10^{-3}}{30 \times 10^{-9}} + 1 \right)$$

Given, $n = 2$ (Si)

$$I_0 = 30 \times 10^{-9} \text{A}$$

$$T = 300 \text{K}$$

$$\textcircled{a} V_D = ? \text{ at } I_D = 0.1 \times 10^{-3} \text{A}$$

$$\textcircled{b} V_D = ? \text{ at } I_D = 10 \times 10^{-3} \text{A}$$


$$V_T = 26 \times 10^{-3} \text{V at } T = 300 \text{K}$$

$$\boxed{V_D = 421.8 \text{mV}}$$

$$\textcircled{b} V_D = 2 \times 26 \times 10^{-3} \ln \left(\frac{10 \times 10^{-3}}{30 \times 10^{-9}} + 1 \right)$$

$$\boxed{V_D = 661.27 \text{mV}}$$

- ④ Calculate the forward and reverse resistances offered by a silicon diode with the characteristic in fig ④, at $I_F = 100\text{mA}$, and at $V_R = 50\text{V}$.



Note: From the characteristic.

At $I_F = 100\text{mA}$, $V_F \approx 0.75\text{V}$

\therefore Forward resistance,

$$R_F = \frac{V_F}{I_F}$$

$$= \frac{0.75}{100 \times 10^{-3}}$$

$$\boxed{R_F = 7.5\Omega} //$$

At $V_R = 50\text{V}$, $I_R \approx 100\text{nA}$

\therefore Reverse resistance,


$$R_R = \frac{V_R}{I_R}$$

$$= \frac{50}{100 \times 10^{-9}}$$

$$\boxed{R_R = 500M\Omega}$$

$\therefore I_R \ll I_F \ll R_R \gg R_F$

- ⑥ Determine the dynamic resistance at a forward current of 70mA for the diode characteristic given in fig ⑤. Also estimate the diode dynamic resistance & cut-in voltage of the diode.



Ques: Dynamic resistance, ix.

$$r_d = \frac{\Delta V_F}{\Delta I_F} = \frac{V_{F_2} - V_{F_1}}{I_{F_2} - I_{F_1}}$$


Let us take two points on the curve at ($70mA \pm 30mA$)

At $I_{F_2} = 100mA$, $V_{F_2} =$

At $I_{F_1} = 40mA$, $V_{F_1} =$

$$\therefore r_d = \frac{0.75 - 0.725}{100 \times 10^{-3} - 40 \times 10^{-3}}$$

$$r_d = 0.4166 \Omega //$$




Diode dynamic resistance

$$r_d' = \frac{26 \times 10^{-3}V}{I_F} = \frac{26 \times 10^{-3}}{70 \times 10^{-3}} = 0.371 \Omega$$

From the knee of the characteristic, $V_K = 0.7V$

- ⑥ From the characteristic shown below identify the diode and give its ratings.



Rgt: From the knee of the characteristic.

$$V_n \approx 0.6V$$

\therefore Diode used in the given characteristic is a Silicon diod

Rating:

Maximum forward current, $I_{F(\text{max})} = 250\text{mA}$

Cut-in Voltage, $V_n = 0.6V$

Reverse Saturation Current, $I_o = 1\text{nA}$

Reverse breakdown Voltage $V_{BR} = 100V$

Maximum reverse voltage, $V_{R(\text{max})} = 75V$ (75% of $100V$)

⑦ Plot the forward & reverse characteristic of a diode, given the following data:


Cut-in Voltage = $0.6V$, Reverse breakdown Voltage = $100V$.

Nominal Reverse Current = 1mA , Forward Current = 20mA at a forward Voltage of $0.65V$. Forward current = 60mA at a forward Voltage of $0.7V$.


Rgt: Given, $V_n = 0.6V$, $I_o = 1\text{mA}$, $V_{BR} = 100V$,

$I_F = 20\text{mA}$ at $V_F = 0.65V$. $I_F = 60\text{mA}$ at $V_F = 0.7V$ (Point B)

(Point A)
The forward & reverse characteristic of the diode is shown below.



- ⑧ Find the static forward resistance at a forward current of 20mA for the diode whose characteristic is shown below. Further, find the dynamic resistance at 20mA using (i) the characteristic and (ii) the forward current.
- Estimate the value of the substrate resistance.



Ans: Static forward resistance,

$$(i) R_F = \frac{V_F}{I_F} = \frac{0.33V}{20 \times 10^{-3}A} = \underline{\underline{16.5\Omega}} \quad \left(\text{At } I_F = 20\text{mA}, V_F = 0.33V \right)$$

Dynamic resistance from the characteristic,

$$\gamma_d = \frac{\Delta V_F}{\Delta I_F} = \frac{V_{F_2} - V_{F_1}}{I_{F_2} - I_{F_1}} = \frac{0.35 - 0.31}{(30 - 10) \times 10^{-3}} = \underline{\underline{2\Omega}}$$

(ii) Dynamic resistance using forward current (pure ac resistance)

$$\gamma_d' = \frac{0.026}{I_F} = \frac{0.026}{20 \times 10^{-3}} = \underline{\underline{1.3\Omega}}$$

Substrate resistance,

$$\gamma_{\text{substrate}} = \gamma_d - \gamma_d' = 2 - 1.3 = \underline{\underline{0.7\Omega}}$$

$$\text{At } I_{F_1} = 20\text{mA} - 10\text{mA} = 10\text{mA} \quad V_{F_1} = 0.31V$$

$$\text{At } I_{F_2} = 20\text{mA} + 10\text{mA} = 30\text{mA} \quad V_{F_2} = 0.35V$$

- ⑨ Construct the piecewise linear characteristic for a Si diode that has a 0.25Ω dynamic resistance and a 200mA maximum forward current.

Ans:

Cutin Voltage of Si diode, $V_H = 0.7V$

Step 1: Draw the Voltage and current axis.

Step 2: Mark point A at $V_F = 0.7V$ on the V_F axis i.e. $A(0.7, 0)$

Step 3: By definition,

$$\gamma_d = \frac{\Delta V_F}{\Delta I_F}$$

$$\Rightarrow \Delta V_F = \gamma_d \times \Delta I_F = 0.25 \times 200 \times 10^{-3} = 0.05V$$



$$\therefore V_F = 0.7 + 0.05 = 0.75V$$

Now mark Point B at $V_F = 0.75V$ & $I_F = 200\text{mA}$ i.e. $B(0.75, 200 \times 10^{-3})$

Step 4: Join AB to get the piecewise linear characteristic of Si diode

- ⑩ A silicon diode is used in the circuit shown in fig ⑩. Calculate the diode current.

Ans:




Applying KVL to the loop,

$$V - I_F R - V_F = 0$$

$$\Rightarrow I_F = \frac{V - V_F}{R} = \frac{15 - 0.7}{4.7 \times 10^3} = \underline{\underline{3.042 \text{ mA}}}$$

- ⑪ A diode is in series with 220Ω and the voltage across the resistor is 4V. What is the current through the diode?




Ans: Current through the diode is,

$$\begin{aligned} I_D &= \text{Current through resistor} \\ &= \frac{\text{Voltage across the resistor}}{\text{Resistance}} \\ &= \frac{4}{220} \end{aligned}$$


$$I_D = 18.18\text{mA}$$

- ⑫ Calculate the load current for the circuit shown in fig ⑫. (Ideal diode)



Ans:


During Forward bias



$$I_F = \frac{20V}{2 \times 10^3 \Omega}$$

$$I_F = 10\text{mA}$$

During Reverse bias



$$I_F = 0$$

- ⑬ In fig ⑬, calculate the load current, load voltage, load power, diode power and total power.




Fig ⑬

Ques: Given $V = 15V$, $R = 10\Omega$

Load Current . $I_R = \frac{15}{10} = 3.2 \times 10^2 A //$


Load Voltage . $V_R = I_R \times R = 3.2 \times 10^2 \times 10 = 15V$
 $(\because \text{Diode is ideal})$

Load Power $P_D = I_R \times V_R = 3.2 \times 10^2 \times 15 = 0.48W //$


Diode Power $P_{\text{diode}} = \text{Diode } V_f \times \text{Diode Current}$
 $= 0 // (\because \text{Diode voltage} = 0)$

Total Power $P_t = V \times I = 15 \times 3.2 \times 10^2 = 0.48W //$

Ques: Calculate I_F for the diode circuit in fig ⑭, assuming that the diode has $V_F = 0.7V$ and $\gamma_d = 0$. Then recalculate the current taking $\gamma_d = 0.25\Omega$.



With $\gamma_d = 0$



Applying KVL


$$+1.5 - I_F R - 0.7 = 0$$

$$\Rightarrow I_F R = 1.5 - 0.7$$

$$I_F = \frac{1.5 - 0.7}{10}$$

$$I_F = 80mA //$$

With $\gamma_d = 0.25\Omega$





Applying KVL

$$1.5 - I_F R - I_F \gamma_d - V_F = 0$$

$$\Rightarrow I_F = \frac{1.5 - 0.7}{10 + 0.25}$$

$$I_F = 78mA //$$

- 15) Find the value of resistor R in the circuit shown in fig(15). Given, dynamic resistance of the diode is 0.4Ω & the circuit current is 100mA .



Applying KVL to loop


$$3 - R I_F - V_D I_F - V_R = 0$$

$$\Rightarrow R = \frac{3 - 0.4 \times 100 \times 10^{-3} - 0.3}{100 \times 10^{-3}}$$

$$= \frac{2.66}{100 \times 10^{-3}}$$

$$R = 26.6 \Omega //$$

- 16) A circuit consists of a silicon diode in series with a $2.7\text{k}\Omega$ resistor and a battery. Find the supply voltage if the forward current is 1.96mA .



Applying KVL


$$V - I_F R - V_F = 0$$

$$\Rightarrow V = I_F R + V_F$$


$$= 1.96 \times 10^{-3} \times 2.7 \times 10^3 + 0.7$$

$$V = \underline{\underline{5.992V}}$$

- 17) Find the current through the diode in the circuit shown in fig(17). Assume diode to be ideal.



Rmk: Since diode D is ideal, it acts as a short circuit.
Resistor 5Ω can be neglected since it is in the short circuit.





∴ Current through the diode is,

$$I = \frac{V}{R} = \frac{10}{50} = 0.2 \text{ A}$$

- ⑧ Determine the current I in the circuit shown in Fig ⑧. Assume the diodes to be of Silicon and forward resistance of diodes to be zero.

Rmk: Here diode D₁ is forward biased and diode D₂ is reverse biased. ∴ D₁ acts at V_{F1} ~~short-circuited~~ of $0.7V$ and D₂ acts as open circuit (OC).



Fig(8)

Applying KVL,

$$V_1 - 2kI - 0.7 - V_2 = 0$$

$$\Rightarrow I = \frac{V_1 - V_2 - 0.7}{2 \times 10^3}$$

$$= \frac{24 - 4 - 0.7}{2 \times 10^3}$$

$I = 9.65 \text{ mA}$

⑯ Find the Voltage V_A in the circuit shown in fig ⑯.




Fig ⑯




Fig (20)

Ans:

When voltage is applied, Ge diode ($V_H = 0.3V$) will turn on first and a drop of $0.3V$ is maintained across the parallel circuit. The Silicon diode never gets the opportunity to have $0.7V$ across it and therefore remains in open-circuit state as shown in fig (*).





Fig (*)

$$\therefore V_A = 20 - 0.3 = \underline{19.7V}$$

⑰ Calculate the diode current in the circuit shown in fig ⑰.
Assume Di as Si diode and D2 as Ge diode.

Ans:

Applying KVL to the loop,




$$15 - IR - 0.7 - 0.3 = 0$$

$$\Rightarrow I = \frac{15 - 1}{R} = \frac{14}{10 \times 10^3}$$

$I = 1.4 \text{ mA}$

//

- ② Draw the dc load line for the circuit in fig (2) on the diode forward characteristic given in fig (*).

Sol:

Applying KVL to the loop,

$$V - I_F R - V_F = 0$$

$$\Rightarrow V = I_F R + V_F \quad \text{--- (*)}$$

Put $I_F = 0$ in eqn (*)

$$V = V_F$$

$$\Rightarrow V_F = V = 5V$$

Put $V_F = 0$ in eqn (*)

$$V = I_F R$$

$$\Rightarrow I_F = \frac{V}{R} = \frac{5}{100} = 50 \text{ mA}$$

Mark Point A at $V_F = 5V \& I_F = 0 \&$ Mark Point B at $V_F = 0 \& I_F = 50 \text{ mA}$.

Join AB to get the
dc load line [fig (**)]




Fig (**)

- ③ Using the device characteristic in fig (2), determine the required load resistance for the circuit in fig (2).

to give $I_F = 30\text{mA}$.

Ans





Fig (***)

Fig(22)

SOL:



Applying KVL to the loop,

$$V - I_F R - V_F = 0 \Rightarrow V = I_F R + V_F$$

Put $I_F = 0$,


$$V_F = V = 5\text{V}$$

Monic Point A at $V_F = 5\text{V}$ &

$$I_F = 0$$


Now Plot Point Q at $I_F = 30\text{mA}$

Draw the dc load line from point A through Q.




From the load line

$$R = \frac{\Delta V_F}{\Delta I_F} = \frac{5}{37.5 \times 10^{-3}} = 13 \Omega$$



Fig(1)



Fig(2)

- (2) Determine a new supply voltage for the circuit in Fig(1) to give a 50mA diode forward current when $R = 100\Omega$. Also draw the dc load line on the Characteristic graph.

RQ:

Plot Point A on the diode characteristic at $I_F = 50\text{mA}$

Project Point A on V_F axis,

$$\therefore V_F = 1.1\text{V}$$

We know that

$$R = \frac{\Delta V_F}{\Delta I_F}$$

$$\Rightarrow \Delta V_F = \Delta I_F \times R = 50 \times 10^{-3} \times 100 = 5\text{V}$$

New Supply voltage.


$$V = V_F + \Delta V_F = 1.1 + 5 = 6.1\text{V}$$

Mark Point A at $I_F = 0 \text{ & } V_F = 6.1\text{V}$

Draw dc loadline through A & Q.


S.T in a HWR, the dc Voltage across the diode is equal but opposite in polarity of the dc Voltage across R_L .

RQ: The equivalent circuit when the diode is conducting & not conducting is shown below,



① Equivalent circuit

When diode is conducting



② Equivalent circuit

When diode is not conducting

Instantaneous diode Voltage (fig 1),

$$V_d = i_o R_f$$

$$\Rightarrow V_d = I_m R_f \sin \omega t, 0 \leq \omega t \leq \pi \quad (\because i_o = I_m \sin \omega t)$$

Applying KVL to the loop of fig ②.

$$-V_2 + V_d - i_o R_L = 0, \pi \leq \omega t \leq 2\pi \quad (\because i_o = 0 \text{ & } V_2 = V_m \sin \omega t)$$

$$\Rightarrow V_d = V_2 = V_m \sin \omega t, \pi \leq \omega t \leq 2\pi \quad \text{--- (2)}$$

From ① & ②, we can write

$$V_d = \begin{cases} I_m R_f \sin \omega t & ; 0 \leq \omega t \leq \pi \\ V_m \sin \omega t & ; \pi \leq \omega t \leq 2\pi \end{cases}$$

The voltage across diode 'V_d' is shown below (Assuming $R_f = 0$).

Average @ dc voltage across diode,

$$V_{dc}' = \frac{\text{Area under one cycle of } V_d}{\text{Period of } V_d}$$

$$= \frac{\int_0^{2\pi} V_d d\omega t}{2\pi}$$

$$= \frac{1}{2\pi} \left[\int_0^{\pi} 0 d\omega t + \int_{\pi}^{2\pi} V_m \sin \omega t d\omega t \right]$$


$$= \frac{1}{2\pi} \left[V_m \left(-\cos \omega t \right) \Big|_{\pi}^{2\pi} \right]$$

$$= \frac{V_m}{2\pi} (-\cos 2\pi + \cos \pi)$$

$$V_{dc}' = -\frac{V_m}{\pi} \quad (\because \cos \pi = -1, \cos 2\pi = 1)$$

$$\boxed{V_{dc}' = -V_{dc}} \quad \text{--- (3)} \quad (\because V_{dc} = \frac{V_m}{\pi}) \quad (\text{from (1), Page (3)})$$

Eqn (3), shows, that the dc voltage across the diode is equal but opposite in polarity of the dc voltage across R_L .



25) Show that the power delivered to the load is maximum in a half-wave rectifier when the load resistance is equal to the forward resistance of the diode. Also find the maximum dc output power.

$$\text{Sol: W.L.F} \quad P_{dc} = \frac{V_{dc}^2}{R_L}$$

$$\Rightarrow P_{dc} = \frac{1}{R_L} \left[\frac{(V_m/\pi) R_L}{R_f + R_L} \right]^2 \quad \left(\because V_{dc} = \frac{V_m/\pi}{1 + R_f/R_L} \right)$$

$$P_{dc} = \left(\frac{V_m}{\pi} \right)^2 \frac{R_L}{(R_f + R_L)^2} \quad \text{--- (1)}$$

DC output power is maximum. When $\frac{dP_{dc}}{dR_L} = 0$

$$\Rightarrow \left(\frac{V_m}{\pi} \right)^2 \left\{ \frac{(R_f + R_L) \cdot 1 - R_L \cdot 2(R_f + R_L)}{(R_f + R_L)^4} \right\} = 0$$

$$\Rightarrow (R_f + R_L)^2 - 2R_L(R_f + R_L) = 0$$

$$\Rightarrow (R_f + R_L)(R_f + R_L - 2R_L) = 0$$

$$\Rightarrow (R_f + R_L)(R_f - R_L) = 0$$

$$\Rightarrow R_f - R_L = 0 \quad \left(\begin{array}{l} \because R_f + R_L \neq 0 @ \\ R_f \neq -R_L \end{array} \right)$$

$$\boxed{R_L = R_f} \quad // \text{ Hence Proof}$$

Now maximum output dc power is,

$$P_{dc(\max)} = \left(\frac{V_m}{\pi} \right)^2 \frac{R_L}{(R_f + R_L)^2} \quad | R_L = R_f$$


$$= \left(\frac{V_m}{\pi} \right)^2 \frac{R_L}{(R_L + R_f)^2}$$

$$\boxed{P_{dc(\max)} = \left(\frac{V_m}{\pi} \right)^2 \frac{1}{4R_L} \quad \text{--- (2)} \quad \left(\frac{V_m}{\pi} \right)^2 \frac{1}{4R_f}}$$

26) (a) What is the peak output voltage in the fig(26) if the diode is ideal? What is the average value? What is the DC value?


Sketch the output waveform.

Ans:




Circuit in Positive half cycle

(b) Repeat part (a) if the ideal diode is replaced by a Si diode



Fig(26)



Circuit in negative half cycle


Given $V_{in} = 50V$ (rms)

$$\therefore V_m = \sqrt{2} V_{in} = \sqrt{2} \times 50 = 70.710V \rightarrow \frac{\text{Peak Output Voltage}}{\text{Peak Input Voltage}}$$

b. i.e. Average value @ DC Value


$$V_{dc} = \frac{V_m}{\pi} = \frac{70.710}{\pi} = 22.50V \rightarrow \frac{\text{Average Value}}{\text{DC Value}}$$

The diode conducts only for positive half cycle of input signal & the output waveform is shown in fig (4)




Fig(4)

(b)



Circuit in Positive half cycle



Circuit in negative half cycle

Applying KVL to the loop

$$V_{in} - 0.7 - V_o = 0$$

$$\Rightarrow V_o = V_m - 0.7$$

$$\Rightarrow (V_o)_m = (V_{in})_m - 0.7 \\ = \sqrt{2} \times 50 - 0.7 \\ = 70.010 \rightarrow \text{Peak Output Voltage}$$

Let Average @ DC Value be,

$$V_{dc} = \frac{(V_o)_m}{\pi} = \frac{70.010}{\pi} = 22.28V \rightarrow \text{Average Value @ DC Value}$$

The diode conducts only when the input voltage is atleast 0.7V. For levels of V_{in} less than 0.7V, the diode is still in an open-circuit state. The output waveform is shown in fig(26).



(2) What is the peak output voltage in

fig(27) if the diode is ideal?

What is the average @ dc value?



Sketch the output waveform

(3) Repeat Part (2) if the ideal diode is replaced by second approximation of the diode.



Ans:

(2) Let us assume the given diode as Si diode (Cut-in Voltage = 0.7V)



Given $V_{in} = 20V$ (rms)




$$\therefore V_m = \sqrt{2} V_{in} = \sqrt{2} \times 20 = 28.28V \rightarrow \text{Peak Output Voltage}$$

(Peak Input Voltage)

Let Average Value @ DC Value,

$$V_{dc} = \frac{V_m}{\pi} = \frac{28.28}{\pi} = 9.003V \rightarrow \text{Average Value @ DC Value}$$

The diode conducts only for negative half cycle of input signal & the output waveform is shown in fig(28)



Applying KVL to the loop.

$$-V_{in} + 0.7 + V_o = 0$$

$$\Rightarrow V_o = V_{in} - 0.7$$

$$\Rightarrow (V_o)_M = (V_{in})_M - 0.7$$

$$= \sqrt{2} \times 20 - 0.7$$

$$(V_o)_M = \underline{\underline{27.58V}}$$

Peak Output Voltage

Peak load current (maximum)

$$I_O = \frac{V_{in} - 0.7}{R_L} \Rightarrow I_{in} = \frac{(V_o)_M}{R_L}$$


Average Value @ DC Value

$$V_{dc} = \frac{(V_o)_M}{\pi} = \frac{27.58}{\pi} = \underline{\underline{8.780V}}$$

Average Value
DC Value

Diode does not conduct during positive half cycle of input signal & during negative half cycle, the diode conducts only when the input voltage is $> 0.7V$. The Waveform is shown in

Fig. *



- 22) A diode whose internal resistance is 20Ω , is used to supply power to a $1k\Omega$ load from a $110V$ AC source of supply. Calculate (a) Peak load voltage (b) Peak load current (c) DC load voltage (d) DC load current in our load resistor (e) DC diode voltage

(h) Total input power to the circuit (i) Power delivered to the load (j) PIV (k) % Regulation

Q1: Given $R_f = 20\Omega$, $R_L = 1000\Omega$, $V_i = 110V$ (rms)

(l) Peak load voltage (V_m)

$$\text{Ansatz} \quad V_L = \frac{N_2}{N_1} V_i = V_i = 110V \quad (\text{Assume } N_1 = N_2)$$

$$V_m = \sqrt{2} V_L = \sqrt{2} \times 110 = 155.56V$$

(m) Peak load current (I_m) | (n) DC load voltage (V_{dc}) | (o) DC load current (I_{dc})

$$\text{Ansatz} \quad I_m = \frac{V_m}{R_f + R_L} \\ = \frac{155.56}{20 + 1000}$$

$$I_m = 152.5 \text{ mA}$$

$$V_{dc} = \frac{V_m/\pi}{1 + R_f/R_L} \\ = \frac{155.56/\pi}{1 + 20/1000}$$

$$V_{dc} = 48.54V$$

$$I_{dc} = \frac{I_m}{\pi} \\ = \frac{152.5 \times 10^{-3}}{\pi}$$

$$I_{dc} = 48.54 \text{ mA}$$

(p) AC load voltage

(rms load voltage) (V_{rms})

$$V_{rms} = \frac{V_m/2}{1 + R_f/R_L} \\ = \frac{155.56/2}{1 + 20/1000} \\ = 76.25V$$

(q) RMS load current

(AC load current) (I_{rms})

$$I_{rms} = I_m/\pi \\ = 76.25 \text{ mA}$$

(r) DC diode voltage (V_{dc}')

$$V_{dc}' = -V_{dc} \\ V_{dc}' = -48.54V$$

(s) Total input power to the circuit (P_{in})

$$P_{in} = I_{rms}^2 (R_f + R_L)$$

$$P_{in} = 5.93W$$

(t) Load (P_{dc})

$$P_{dc} = \frac{V_{dc}^2}{R_L} @ I_{dc}^2 R_L \\ = \frac{(48.54)^2}{1000}$$

$$P_{dc} = 2.356W$$

(u) PIV (PIV)

$$\text{PIV} = V_m$$

$$\text{PIV} = 155.56V$$

Q) % Regulation

$$\% \text{ Regulation} = \frac{P_L \times 100}{P_L} = \frac{20 \times 100}{1000} = \underline{\underline{2}}$$

29) The input to a half-wave rectifier is given through a 10:1 transformer from a supply given by $230 \sin 314t \text{ V}$.

If $R_f = 50\Omega$ & $R_L = 500\Omega$, determine

- (a) DC load voltage (b) Maximum load voltage
 (c) Peak load current (d) RMS load voltage (e) PIV across the diode (f) Rectification efficiency (g) DC power delivered to the load (h) Frequency of the input & output voltage.

Given, $N_1 : N_2 = 10 : 1$, $V_i = 230 \sin 314t \text{ V}$,

$$R_f = 50\Omega, R_L = 500\Omega, V_2 = \frac{N_2}{N_1} V_i = \frac{1}{10} 230 \sin 314t \text{ V}$$

(a) V_{dc}

$$V_{dc} = \frac{V_m \pi}{1 + R_f / R_L} \quad | \quad (b) V_m \\ = \frac{23 / \pi}{1 + 50 / 500} \quad | \quad V_m = 23 \text{ V}$$

$$V_{dc} = \underline{\underline{6.66 \text{ V}}}$$

$$V_2 = 23 \sin 314t \text{ V}$$

Comparing with $V_2 = V_m \sin \omega t \text{ V}$

$$\therefore V_m = 23 \text{ V}, \omega = 314$$

$$2\pi f = 314$$

$$f = \frac{314}{2\pi} = 50 \text{ Hz}$$

$$(c) I_m = \frac{V_m}{R_f + R_L} \\ = \frac{23}{50 + 500} \\ I_m = \underline{\underline{0.0418 \text{ A}}}$$

$$(d) K_{mfp} \\ V_{fmfp} = \frac{V_m / 2}{1 + R_f / R_L} \\ = \frac{23 / 2}{1 + 50 / 500} \\ = \underline{\underline{10.45 \text{ V}}}$$

$$(e) PIV \\ PIV = V_m \\ PIV = \underline{\underline{23 \text{ V}}}$$

$$(f) \eta \\ \eta = \frac{I_m \cdot V_{dc}}{I_m \cdot V_m} \\ = \frac{0.0418 \cdot 6.66}{0.0418 \cdot 23} \\ \eta = \underline{\underline{36.91\%}}$$

(g) P_{dc}

$$P_{dc} = I_{dc}^2 R_L @ V_{dc}^2 / R_L \\ = 6.66^2 / 500 = \underline{\underline{8.87 \text{ mW}}}$$

$$(h) f_{in} \& f_{out} \\ 2\pi f_{out} = f_{in} = f = 50 \text{ Hz}$$

- ⑤ A half wave rectifier is used to supply 50V d.c. to a resistive load of 800Ω . The diode has a resistance of 25Ω . Calculate a.c. voltage required.

Ans: Given, $V_{dc} = 50V$, $R_L = 800\Omega$, $R_f = 25\Omega$

$$\text{W.L.C.T} \quad V_{dc} = \frac{V_m / \pi}{1 + R_f / R_L}$$

$$\Rightarrow V_m = V_{dc} \times \pi \times (1 + R_f / R_L) = 161.988V$$

A.C. Voltage of maximum value $161.988V$ is required

- ⑥ A half wave rectifier circuit is supplied from a 230V, 50Hz supply with a 3:1 transformer. The diode forward resistance is 50Ω , load resistance is $1k\Omega$ & transformer secondary leakage resistance is 10Ω . Calculate peak load current & AC power to the circuit.

Ans: Given, $V_s = 230V$, $N_1 : N_2 = 3 : 1$, $R_f = 50\Omega$, $R_L = 1000\Omega$.

$$R_s = 10\Omega, I_m = ?, P_{in} = ?$$

$$V_2 = \frac{N_2}{N_1} V_s$$

$$= \frac{1}{3} 230$$

$$V_2 = 76.66V$$

$$\therefore V_m = \sqrt{2} \times V_2 = \sqrt{2} \times 76.66$$

$$V_m = 108.42V$$

$$P_{in} = I_{rms}^2 (R_s + R_f + R_L)$$

$$= (51.14 \times 10^{-3})^2 [10 + 50 + 1000]$$

$$P_{in} = 2.772W$$

$$I_{rms} = \frac{I_m}{2}$$

$$= \frac{102.28 \times 10^{-3}}{2}$$

$$= 51.14mA$$

- (32) The applied input a.c. power to a half-wave rectifier is 100 Watt. The d.c. output power obtained is 40 Watt.
- What is the rectification efficiency?
 - What happens to remaining 60 Watt?

Sol:

$$(i) \eta = \frac{\text{DC Output Power}}{\text{AC Input Power}} = \frac{40}{100} = 40\%$$

(ii) 40% Efficiency of rectification does not mean that 60% of power is lost in the rectifier circuit. In fact, a crystal diode consumes little power due to its small internal resistance. The 100W a.c. power is contained at 50Watt in positive half cycles and 50Watt in negative half-cycles. The 50W in the negative half-cycles are not supplied at all. Only 50Watt in the positive half-cycles are converted into 40Watt.

$$\therefore \text{Power efficiency} = \frac{40}{50} \times 100 = 80\%$$

\therefore Efficiency of rectification is 40% & not 80% (which is Power efficiency)

- (33) In a FDR, the forward resistance of the diode is 1Ω, the load resistance is 2kΩ. The secondary voltage V_m reference to center tap is 220V. Calculate
 (i) Peak load voltage (ii) P.D.C load voltage @ RMS load voltage (iii) RMS load current (iv) DC load voltage (v) DC load current (vi) DC current in each diode (vii) DC output power (viii) Percentage regulation (ix) PIV across each diode (x) RMS current through each diode

Sol: Given $R_f = 1\Omega$, $R_L = 2k\Omega$, $V_2 = 220V$ (V_m)

(i) Peak load voltage (V_m) ~~220V~~

$$V_m = \sqrt{2} V_2 = \sqrt{2} \times 220 = \underline{\underline{311.12V}}$$

$$\textcircled{b} \quad \underline{\underline{I_M}} \quad I_M = \frac{V_M}{R_f + R_L}$$

$$I_M = \frac{311.12}{10 + 2000}$$

$$I_M = 0.154 \text{ A} \\ @ \\ \underline{\underline{154.78 \text{ mA}}}$$

\textcircled{c} \quad \underline{\underline{I_{rms}}}

$$I_{rms} = \frac{I_M}{\sqrt{2}}$$

$$= \frac{154.78 \times 10^{-3}}{\sqrt{2}}$$

$$= \underline{\underline{109.45 \text{ mA}}}$$

\textcircled{d} \quad \underline{\underline{V_{rms}}}

$$V_{rms} = \frac{V_M}{\sqrt{2}}$$

$$= \frac{311.12}{\sqrt{2}}$$

$$V_{rms} = \underline{\underline{219.99 \text{ V}}}$$

$$\textcircled{e} \quad \underline{\underline{V_{dc}}} = \frac{2V_M/\pi}{1 + R_f/R_L}$$

$$= \frac{2 \times 311.12 / \pi}{1 + 10 / 2000}$$

$$= \underline{\underline{197.07 \text{ V}}}$$

$$\textcircled{f} \quad I_{dc} = \frac{2 I_M}{\pi}$$

$$= \frac{2 \times 154.78 \times 10^{-3}}{\pi}$$

$$= \underline{\underline{98.53 \text{ mA}}}$$

\textcircled{g} \quad \text{Since each diode acts as HVR, the dc current through each diode is.}

$$I_{dc(\text{diode})} = \frac{I_M}{\pi}$$

$$= \frac{154.78 \times 10^{-3}}{\pi}$$

$$= \underline{\underline{49.26 \text{ mA}}}$$

$$\textcircled{h} \quad P_{dc} = I_{dc}^2 R_L$$

$$= \frac{V_{dc}^2}{R_L}$$

$$= \frac{(197.07)^2}{2000}$$

$$= \underline{\underline{19.41 \text{ W}}}$$

$$\textcircled{i} \quad \% \text{ Regulation} = \frac{P_f - P_L}{P_L} \times 100$$

$$= \frac{10}{2000} \times 100$$

$$= \underline{\underline{0.5\%}}$$

\textcircled{j}

$$PIV = 2V_M$$

$$= 2 \times 311.12$$

$$= \underline{\underline{622.24 \text{ V}}}$$

\textcircled{k} \quad \text{Since each diode acts as HVR, the rms current through each diode is.}

$$I_{rms(\text{diode})} = \frac{I_M}{2} = \frac{154.78 \times 10^{-3}}{2} = \underline{\underline{77.39 \text{ mA}}}$$

\textcircled{l} \quad \text{The center-tap FVR has a load of } 2 \text{ k}\Omega, \text{ the forward resistance of the diode is } 10 \Omega. \text{ The ac voltage applied to the diodes is } 200 \text{ V} - 0 - 200 \text{ V}. \text{ Calculate}

\textcircled{m} \quad \text{Average load current} \quad \textcircled{n} \quad \text{Average load voltage}

① Ripple Factor ② Efficiency ③ Ripple Voltage

if a capacitor of 25μF is connected across the load

Given, $R_L = 2k\Omega$, $R_f = 10\Omega$, $V_2 = 200V$

$$C = 25\mu F$$

$$\Rightarrow V_m = \sqrt{2} V_2 = \sqrt{2} \times 200$$

$$V_m = 282.84V$$

$$④ I_{dc} = \frac{2.3f}{\pi}$$

$$= \frac{2 \times 140.71 \times 10^{-3}}{\pi}$$

$$= 89.57mA$$

$$⑤ V_{dc} = I_{dc} R_L$$

$$= 89.57 \times 10^{-3} \times 2000$$

$$= 179.15V$$

$$I_m = \frac{V_m}{R_f + R_L}$$

$$= \frac{282.84}{10 + 2000}$$

$$= 140.71mA$$

⑥ D.L.C

$$\gamma = \frac{V_{ac}}{V_{dc}}$$

$$\Rightarrow V_{ac} = \gamma V_{dc}$$

$$= 0.483 \times 179.15 \quad (\because \gamma = 0.483)$$

$$V_{ac} = 86.53V$$

$$⑦ \eta = \frac{81.2\%}{1 + R_f/R_L}$$

$$= \frac{81.2\%}{1 + 10/2000}$$

$$= 80.79\%$$

⑧ If capacitor is connected across the load, then

$$\text{Ripple factor } \gamma = \frac{1}{4\sqrt{3} f R_L} = \frac{1}{4\sqrt{3} \times 50 \times 2000 \times 25 \times 10^{-6}} = 0.0577$$

Let $f = 50Hz$

New Ripple Voltage,

$$V_{ac} = \gamma V_{dc}$$

$$= \gamma \left(V_m - \frac{I_{dc}}{4fC} \right)$$

$$= 0.0577 \left(282.84 - \frac{89.57 \times 10^{-3}}{4 \times 50 \times 25 \times 10^{-6}} \right)$$

$$= 15.28V$$

With P.D.R,

$$V_m = V_m - \frac{I_{dc}}{4fC} @ \frac{V_m}{1 + \frac{1}{4fCR_L}}$$

39) What is AC input Power from the transformer secondary used in FDR to deliver 100W of DC Power to the load?

$$\text{Ans: } \text{D.Lt } \eta = \frac{P_{dc}}{P_{ac}} \times 100$$

$$\Rightarrow P_{ac} = \frac{P_{dc} \times 100}{\eta}$$

$$= \frac{100 \times 100}{81.2} \quad (\because \eta = 81.2\% \text{ for FDR})$$

$$\underline{P_{ac} = 123.15 \text{ W}}$$

40) In the Centre-tap circuit shown in fig(30), Find

- (i) DC Output Voltage
- (ii) PIV
- (iii) Rectification Efficiency
- (iv) Frequency of output waveform


Ans: Given $N_1 : N_2 = 5 : 1$, $V_1 = 230V$, $R_L = 100\Omega$

$$\text{D.Lt } N_2 = \frac{N_2}{N_1} V_1 = \frac{1}{5} 230 = 46V$$

$$\text{Maximum Voltage across Secondary} = \sqrt{2} V_2 = \sqrt{2} 46 = \underline{65.05V}$$

Maximum Voltage across half secondary winding is,

$$V_M = \frac{65.05}{2} = \underline{32.52V}$$



Fig(30)

$$(i) \underline{V_{dc} = \frac{2V_M}{\pi}} = \underline{20.70V} \quad (\because R_b = 0)$$

$$(ii) \underline{PIV = 2V_M} = 2 \times 32.52 = \underline{65.05V}$$

$$(iii) \underline{\eta = \frac{81.2\%}{1 + R_f/R_L}} = \underline{81.2\%} \quad (\because R_b = 0)$$

$$(iv) f_{out} = 2f_m = 2 \times 50 = \underline{100 \text{ Hz}} \quad (\text{Lc } f_m = 50 \text{ Hz})$$

37) If ac supply voltage is $220 \sin 314t \text{ V}$ (for FWR)
find maximum voltage across secondary winding, for 10:1
turn ratio

Ans Circuit $N_1:N_2 = 10:1 \quad V_1 = 220 \sin 314t \text{ V}$

$$V_2 = \frac{N_2}{N_1} V_1 = \frac{1}{10} 220 \sin 314t$$

$$V_2 = 22 \sin 314t \quad (V_2 = V_m \sin \omega t)$$

$$\Rightarrow \text{maximum voltage across secondary} = 22 \text{ V}$$

$$\therefore \text{maximum voltage across secondary winding} = \frac{22}{2} = \underline{\underline{11 \text{ V}}}$$

- 38) A full wave bridge rectification using transformer secondary voltage as $100 \sin \omega t \text{ V}$. The forward resistance of each diode is 25Ω & load resistance is 950Ω . Calculate
 (i) DC output voltage (ii) DC value of current through R_L (iii) PIV across non-conducting diode. (iv) Percentage regulation (v) peak diode current (peak load current)
 (vi) DC current through each diode (vii) RMS current through each diode

Ans Circuit, $V_2 = 100 \sin \omega t \text{ V}$, $R_f = 25\Omega$, $R_L = 950\Omega$

$$\Rightarrow V_m = 100$$

$(i) V_{dc} = \frac{2V_m/\pi}{1 + 2R_f/R_L}$ $= \frac{2 \times 100/\pi}{1 + 2 \times 25/950}$ $= \underline{\underline{60.48 \text{ V}}}$	$(ii) I_{dc} = \frac{2I_m}{\pi}$ $= \frac{2 \times 100 \times 10^{-3}}{\pi}$ $= \underline{\underline{63.66 \text{ mA}}}$	$(iii) I_m = \frac{V_m}{2R_f + R_L}$ $= \frac{100}{2 \times 25 + 950}$ $= \underline{\underline{100 \text{ mA}}}$
$(iv) \text{PIV} = V_m$ $= \underline{\underline{100 \text{ V}}}$	$(v) \% \text{ Regulation} = 2 \frac{R_f}{R_L} \times 100$ $= \underline{\underline{5.26\%}}$	$(vi) I_{dc(\text{diode})} = \frac{I_{dc}}{2}$ $= \underline{\underline{31.83 \text{ mA}}}$

$$(VIII) I_{m(\text{diode})} = \frac{I_m}{2} = \frac{100\text{mA}}{2} = \underline{\underline{50\text{mA}}}$$

(Each diode acts as a half-wave rectifier)

- 34) A Full wave bridge rectifier uses four diodes as a transformer of ratio of 230V : 110V. The forward resistance of each diode is 25Ω and load resistance is 500Ω. Find Maximum value of current in the circuit.

Ans:

Peak Value of Secondary V_2 ,

$$V_m = \sqrt{2} \times 110 = \underline{\underline{155.58\text{V}}}$$

Maximum Value of Current in the circuit,

$$I_m = \frac{V_m}{2R_f + R_L} = \frac{155.58}{2 \times 25 + 500} = \underline{\underline{282.8\text{mA}}}$$

- 40) A bridge rectifier consisting of 4 identical diodes produces a direct current of 124.49mA across a 2kΩ resistive load. If the ratio value of primary input supply is 220V, calculate the primary to secondary ratio of the transformer if each diode has a forward resistance of 10Ω.

Ans:

Given $I_{dc} = 124.49\text{mA}$; $R_L = 2\text{k}\Omega$, $V_1 = 220\text{V}$, $R_f = 10\Omega$

$$\text{We have, } I_{dc} = \frac{2I_m}{\pi}$$

$$\Rightarrow I_m = \frac{\pi I_{dc}}{2} = \frac{\pi \times 124.49 \times 10^{-3}}{2} = \underline{\underline{0.195\text{A}}}$$

$$\text{Also we have } V_m = I_m (2R_f + R_L) = 0.195 / (2 \times 10 + 2000) = \underline{\underline{393.9\text{V}}}$$

$$\text{Also we have, } V_m = \sqrt{2} V_2$$

$$\Rightarrow V_2 = \frac{V_m}{\sqrt{2}} = \frac{393.9}{\sqrt{2}} = \underline{\underline{278.5\text{V}}}$$

$$\text{Now, } \frac{V_2}{V_1} = \frac{N_2}{N_1}$$

$$\Rightarrow \frac{N_2}{N_1} = \frac{279.5}{220} = 1.26$$

$$\Rightarrow N_1 : N_2 = 1 : 1.26$$

(ii) A bridge rectifier is driving a load resistance of 100Ω . It is driven by a source voltage of $230V, 50Hz$. Neglecting diode resistances. Calculate

- (i) frequency of output waveform. (ii) Average output V_{avg}

Given: $V_2 = 230V, f = 50Hz, R_L = 100\Omega$.

$$V_m = \sqrt{2} V_2 = 141.42V$$

$$\text{Four} = 2f = 100Hz$$


$$(iii) V_{dc} = \frac{2V_m \pi}{1 + 2R_f R_L} = \frac{2 \times 141.42 \pi}{1 + 2(0)/100} = 90.03V$$

(iv) The bridge rectifier is shown in fig (42) (using Si diodes). Find

(i) DC o/p V_{avg} (ii) DC o/p current

(iii) Sketch the o/p V_{avg}

Sol:



KVL


$$V_2 - 0.7 - V_0 - 0.7 = 0$$

$$\Rightarrow V_0 = V_2 - 1.4$$

$$\Rightarrow (V_0)_m = (V_2)_m - 1.4$$

$$= 16.97 - 1.4$$

$$(V_0)_m = 15.57V \rightarrow \text{Peak output voltage}$$



Given: $R_L = 12k\Omega, V_2 = 12V$

$$V_m = \sqrt{2} V_2 = 16.97V$$

(i) DC @ Average o/p V_{avg}


$$V_{dc} = \frac{2(V_0)_m}{\pi} = \frac{2 \times 15.57}{\pi}$$

$$V_{dc} = 9.91V$$

(ii) Average @ DC o/p current

$$I_{dc} = \frac{V_{dc}}{R_L} = \frac{9.91}{12k} = 825.8mA$$

(iii)



- (3) A HVR with capacitor filter is supplying a resistive load of 1000Ω . The value of filter capacitor is 200MF . If the supply voltage to the rectifier is 200V at 50Hz . Calculate
 ① Ripple factor ② DC output voltage
 ③ DC load current ④ PIV across the diode ⑤ RMS ripple output voltage

Ans:

$$\text{Circ. } R_L = 1000\Omega, C = 200\text{MF}, V_2 = 220\text{V}$$

$$f = 50\text{Hz}$$

$$V_m = 220\sqrt{2} = 311.13\text{V}$$

①

$$\begin{aligned} \text{① } \text{Ripple factor } \gamma &= \frac{1}{2\sqrt{3}fR_L C} \\ &= \frac{1}{2\sqrt{3} \times 50 \times 1000 \times 200 \times 10^{-6}} \\ &= 0.0288 \quad \text{② } \cancel{28.8\%} \\ &\quad \underline{\underline{2.88\%}} \end{aligned}$$

$$\begin{aligned} \text{② } V_{dc} &= V_m - \frac{I_{dc}}{2fC} \\ \text{③ } V_{dc} &= \frac{V_m}{1 + \frac{1}{2fC R_L}} \\ &= \frac{311.13}{1 + \frac{1}{2 \times 50 \times 200 \times 10^{-6} \times 1000}} \\ &= \underline{\underline{296.31\text{V}}} \end{aligned}$$

$$\begin{aligned} \text{④ } I_{dc} &= \frac{V_{dc}}{R_L} \\ &= \frac{296.31}{1000} \\ &= \underline{\underline{0.296\text{A}}} \end{aligned}$$

$$\begin{aligned} \text{⑤ } \text{PIV} &= V_m \\ &= \underline{\underline{311.13\text{V}}} \end{aligned}$$

$$\begin{aligned} \text{⑥ } V_{ac} &= \gamma V_{dc} \quad (\because \gamma = \frac{V_{ac}}{V_{dc}}) \\ \Rightarrow V_{ac} &= 0.0288 \times 296.31 \\ &= \underline{\underline{8.533\text{V}}} \end{aligned}$$

4) In a FVR with a capacitor filter, the load current from the circuit operating from 230V, 50Hz supply is 10mA. Estimate the value of capacitor required to keep the ripple factor less than 1%. Also find minimum value of capacitance.

Ans: Given, $V_2 = 230V$, $f = 50\text{Hz}$, $I_{dc} = 10\text{mA}$, $\text{C} = ?$

$$\begin{aligned} V_m &= \sqrt{2} V_2 \\ &= \sqrt{2} 230 \\ &= 325.269\text{V} \end{aligned}$$

Given $\text{M} = \frac{1}{4\sqrt{3} + R_{LC}} < 0.01$

$$\Rightarrow \frac{1}{C} < 0.01 \times 4\sqrt{3} \times 50 \times 32.52 \times 10^3$$

$$\Rightarrow C > \frac{1}{0.01 \times 4\sqrt{3} \times 50 \times 32.52 \times 10^3}$$

$$C > 8.87\text{HF}$$

Now $R_L = \frac{V_{dc}}{I_{dc}}$

$$\begin{aligned} R_L &= \frac{V_m}{I_{dc}} \quad (\because V_{dc} \approx V_m) \\ &= \frac{325.269}{10 \times 10^{-3}} \\ &= 32.5269\text{k}\Omega \end{aligned}$$

$C_{min} = 8.87\text{HF} \rightarrow \text{Minimum Value}$

5) A FL bridge rectifier supplies a load of 400Ω in parallel with a capacitor of 500μF. If the ac supply voltage is $230 \sin 314t$ (V), find @ Ripple factor.

① DC load current.

Ans: Given $R_L = 400\Omega$, $C = 500\text{nF}$, $V_2 = V_1 = 230 \sin 314t$

$$\Rightarrow V_m = 230\text{V}$$

$$\text{② } \text{M} = \frac{1}{4\sqrt{3} + R_{LC}} = \frac{1}{4\sqrt{3} 50 \times 400 \times 500 \times 10^{-6}}$$

$$\text{M} = 0.0144 \text{ @ } 1.44\%$$

$$\omega = 314$$

$$f = \frac{314}{2\pi} = 50\text{Hz}$$

$$\text{③ } V_{ac} = \frac{V_m}{1 + \frac{1}{1 + \frac{1}{\text{LEAD X CAPACITOR}}} \times 10^{-6}} = 224.39\text{V}$$

$$\therefore I_{dc} = \frac{V_{ac}}{R_L}$$

$$I_{dc} = \frac{224.39}{400} = 0.56A$$

- 46) A HVR dc power supply has to supply 20V to a 500Ω load. The peak-to-peak voltage should not exceed 10% of the average output voltage and the ac input frequency is 60Hz. Calculate the required capacitor value.

Sol: Given $V_2 = 20V$ $R_L = 500\Omega$,
 $V_m = \sqrt{2} \times 20 = 28.28V$, $f = 60\text{Hz}$, $V_{(P-P)} = 10\%$ of V_{dc}
 $C = ?$

Consider, $V_{(P-P)} = 10\%$ of V_{dc}

$$\Rightarrow V_{(P-P)} = 0.1 V_{dc}$$

$$\Rightarrow 2\sqrt{3} V_{dc} = 0.1 V_{dc} \quad (\because V_{(P-P)} = 2\sqrt{3} V_{dc})$$

$$\Rightarrow \frac{V_{dc}}{V_{dc}} = \frac{0.1}{2\sqrt{3}} = 0.02$$

$$\Rightarrow Y = 0.02886$$

Let $Y = \frac{1}{2\sqrt{3} f R_L C}$

$$\textcircled{a} \quad C = \frac{1}{2\sqrt{3} Y f R_L} = \frac{1}{2\sqrt{3} \times 0.02886 \times 60 \times 500} = 343.66\text{MF}$$

- 47) A 12V reference source is to use a Series-connected Zener diode & resistor connected to a 30V supply. Select suitable components & calculate the circuit current when the supply voltage drops to 25V.


Sol: \textcircled{a} Given $V_s = 30V$, $V_o = V_z = 12V$, \textcircled{b} $V_s = 25V$

\textcircled{c} Let $I_z = I_{ZT} = 20\text{mA}$

Ques:

$$R_1 = \frac{V_s - V_Z}{I_Z} = \frac{30 - 12}{20 \times 10^{-3}} = 900 \Omega //$$

The circuit is shown below



Ques: ④ We have $I_Z = \frac{V_s - V_Z}{R_1} = \frac{25 - 12}{900} = 14.44mA$


Ques: ⑤ Design a 9V DC reference source consisting of a Zener diode & series connected transistor to operate from a 24V supply. Determine the effect on the diode current when the supply voltage drops to 20V & power dissipation in transistor.

Sol: ⑥ Given, $V_s = 24V, V_0 = V_Z = 9V, I_Z = ?$, $V_t = 20V$, $P_{R_1} = ?$

Let $I_Z = I_{ZT} = 20mA$.

Ques: ⑦ We have

$$R_1 = \frac{V_s - V_Z}{I_Z} = \frac{24 - 9}{20 \times 10^{-3}} = 750 \Omega$$



Ques: ⑧ Given $I_Z = \frac{V_s - V_Z}{R_1} = \frac{20 - 9}{750} = 14.66mA$

$$P_{R_1} = (I_Z)^2 R_1 = (20 \times 10^{-3})^2 (750) = 0.3W$$

Ques: ⑨ A Zener diode has a breakdown voltage of 10V. It is supplied from a voltage source varying between 20 & 40V

(35)

in series with a resistance of 820Ω . Using an ideal zener diode model obtain minimum & maximum zener current.

Given: $V_Z = 10V$, $R_1 = 820\Omega$, $V_S = 20V - 40V$

$$V_{S\min} = 20V, V_{S\max} = 40V$$

DC here,

$$I_Z = \frac{V_S - V_Z}{R_1}$$

When $V_S = V_{S\min}$, $I_Z = I_{Z\min}$

$$I_{Z\min} = \frac{V_{S\min} - V_Z}{R_1}$$

$$= \frac{20 - 10}{820}$$


$$= 12.19mA$$

When $V_S = V_{S\max}$, $I_Z = I_{Z\max}$

$$I_{Z\max} = \frac{V_{S\max} - V_Z}{R_1}$$

$$= \frac{40 - 10}{820}$$

$$= 36.58mA$$



D) Determine the minimum & maximum values of load current for which the zener diode shunt regulator shown in fig (5) will maintain regulation.

Q) What is the minimum R_L ?

Given $V_Z = 12V$, $I_{Z\min} = 3mA$, $I_{Z\max} = 90mA$, $\gamma_Z = 0$ Fig (5)



Sol: Minimum load current

$$\text{When } I_A = \frac{V_S - V_Z}{R_1} = \frac{24 - 12}{500}$$

$$I_A = 24mA$$

Since $I_A \ll I_{Z\max}$,

$$I_{L\min} = 0$$



Maximum load current

$$I_{L(\max)} = I_s - I_{Z(\min)} = 24 - 3 = \underline{\underline{21\text{mA}}}$$

Minimum load resistance

$$R_{L(\min)} = \frac{V_Z}{I_{L(\max)}} = \frac{12}{21 \times 10^{-3}} = \underline{\underline{571\Omega}}$$

- Q1) For a Zener Shunt regulator if $V_Z = 10V$, $R_s = 1k\Omega$, $R_L = 2k\Omega$, C_L the input varies from 22 to 40V, find the maximum & minimum values of Zener current.

Ans: Circ. $V_Z = 10V$, $R_s = 1k\Omega$, $R_L = 2k\Omega$, $V_{S(\min)} = 22V$,

$$V_{S(\max)} = 40V$$

W.L.C.F. $I_L = \frac{V_Z}{R_L} = \frac{10}{2 \times 10^3} = \underline{\underline{5\text{mA}}} \quad (\text{Assume } I_L = I_{L(\max)} - I_{L(\min)})$
 $\therefore I_{L(\min)} = 0$

Maximum Zener current

$$I_{Z(\max)} = \frac{V_{S(\max)} - V_Z}{R_s} = \frac{40 - 10}{1 \times 10^3} = \underline{\underline{30\text{mA}}}$$

Minimum Zener current

$$I_{Z(\min)} = \frac{V_{S(\min)} - V_Z}{R_s} = \frac{22 - 10}{1 \times 10^3} = \underline{\underline{12\text{mA}}}$$

- Q2) Design a Zener Voltage regulator for $V_o = 5V$, $V_{in} = 12 \pm 3V$, $I_L = 20\text{mA}$, $P_Z = 500\text{mW}$ (Zener Voltage), $I_{Z(\min)} = 5 \times 10^{-3}$

Ans: Circ. $V_o = V_Z = 5V$, $V_{in(\min)} = 12 - 3 = 9V$, $V_{in(\max)} = 12 + 3 = 15V$.

$$P_Z = 500\text{mW}. \quad \text{Assume } I_{L(\min)} = 0, I_{L(\max)} = 20\text{mA}$$

Now $I_{Z(\max)} = \frac{P_{Z(\max)}}{V_Z} = \frac{500 \times 10^{-3}}{5} = \underline{\underline{100\text{mA}}} \quad (P_{Z(\max)} = P_Z)$


$$\underline{\underline{R_{L(\min)}}} \quad R_{L(\min)} = \frac{V_{in(\max)} - V_Z}{I_{Z(\max)} + I_{L(\min)}} = \frac{15 - 5}{100 \times 10^{-3} + 0} = 100\Omega$$

$$R_{\text{in}} = R_{\text{max}} = \frac{V_{\text{in min}} - V_2}{I_{Z\text{min}} + I_{L\text{max}}} = \frac{9-5}{6 \times 10^{-3} + 20 \times 10^{-3}} = 160 \Omega$$

L.C.T. $R_T = \frac{R_{\text{in}} + R_{\text{max}}}{2} = \frac{160 + 160}{2} = 160 \Omega$

R_L $R_L = \frac{V_o}{I_L} = \frac{5}{20 \times 10^{-3}} = 250 \Omega$

Voltage Regulator is shown below



Q3) Design a 6V dc reference source to operate from a 15V supply. The circuit has to provide a maximum possible load current. Calculate the maximum load current that can be drawn from the circuit. Also find Power dissipation in series resistor.

Given: $V_o = V_z = 6V, V_s = 15V$.

Assume $I_{ZT} = 20mA, P_D = 400mW \Rightarrow I_{Z\text{min}} = 5mA$

$$\text{We have, } I_{ZM} = \frac{P_D}{V_z} = \frac{400 \times 10^{-3}}{6} = 66.67mA$$

Also we have, $R_1 = \frac{V_s - V_z}{I_{ZM}} = \frac{15 - 6}{66.67 \times 10^{-3}} = 125 \Omega$

Power dissipation in R_1 . $P_{R_1} = (I_{ZM})^2 R_1 = (66.67 \times 10^{-3})^2 \times 125$

$$P_{R_1} = 0.02$$


We have, $I_{ZM} = I_{L\text{max}} + I_{Z\text{min}}$

$$\Rightarrow I_{L\text{max}} = I_{ZM} - I_{Z\text{min}} = 66.67mA - 5mA$$

$$I_{L\text{max}} = 61.67mA$$

$$R_{Lmin} = \frac{V_o}{I_{Lmax}} = \frac{6}{61.67 \times 10^{-3}} = \underline{\underline{97.32}}$$

Zener Voltage regulator is shown below



- Q) A 24V, 600mA Zener diode is used for providing a 24V stabilized supply to a variable load. If the input voltage is 32V, calculate the following
 (i) value of series resistance (ii) Diode current when $R_L = 2.4\text{k}\Omega$
 (iii) minimum R_L (iv) power dissipated in Resistor (Series)

$$R_{Lmin} \quad \text{Given } V_S = 32V, V_o = V_Z = 24V, P_D = 600\text{mW}$$

Answe $I_{Zmin} = 5\text{mA}$

$$(i) R_1 = \frac{V_S - V_Z}{I_{Zmin}} = \frac{32 - 24}{25 \times 10^{-3}} = \underline{\underline{320\Omega}} \quad \left[I_{Zn} = \frac{P_D}{V_Z} = \frac{600 \times 10^{-3}}{24} \right]$$

$$(ii) I_Z = I_{Zn} - I_L \quad (\because I_{Zn} = I_Z + I_L) \\ = 25 \times 10^{-3} - 10 \times 10^{-3} \quad (I_L = \frac{V_o}{R_L} = \frac{24}{2.4 \times 10^3} = 10\text{mA}) \\ = \underline{\underline{15\text{mA}}}$$

$$(iii) R_{Lmin} = \frac{V_o}{I_{Lmax}} = \frac{24}{20 \times 10^{-3}} = \underline{\underline{1200\Omega}} \quad \left[\begin{array}{l} \because I_{Zn} = I_{Lmax} + I_{Zmin} \\ @ I_{Lmin} = I_{Zn} - I_{Zmin} \end{array} \right]$$

$$(iv) P_{D1} = (I_{Zn})^2 R_1 \\ = (25 \times 10^{-3})^2 \times 320 \\ = \underline{\underline{0.2\text{W}}}$$

$$\left[\begin{array}{l} \\ \\ \end{array} \right]$$

(5) The output voltage of a dc power supply varies from 30V to 29.6V when the load current is increased from zero to maximum. The voltage also increases to 30.7V when the ac supply increases by 10%. Calculate the load & source effect & the load & line regulation.

Sol. Given

$$\Delta V_o = 30 - 29.6 \text{ (for } \Delta I_L(\text{max}) \text{)} , V_o = 30V \\ = 0.4V \text{ (for } \Delta I_L(\text{max}) \text{)}$$

$$\Delta V_o = 30.7 - 30 \text{ (for 10% change in } V_s \text{)} \\ = 0.7V \text{ (for 10% change in } V_s \text{)}$$

$$\text{Load effect} = \Delta V_o \text{ for } \Delta I_L(\text{max}) = \underline{\underline{0.4V}}$$

$$\text{Source effect} = \Delta V_o \text{ for 10% change in } V_s = \underline{\underline{0.7V}}$$

$$\text{Load regulation} = \frac{\Delta V_o \text{ for } \Delta I_L(\text{max})}{V_o} \times 100 = \frac{0.4}{30} \times 100 = \underline{\underline{1.33\%}}$$

$$\text{Line regulation} = \frac{\Delta V_o \text{ for 10% change in } V_s}{V_o} \times 100 = \frac{0.7}{30} \times 100 = \underline{\underline{2.33\%}}$$

Syllabus: Bipolar Junction Transistor: BJT operation, BJT Voltage and currents, BJT amplification, Common base, Common Emitter and Common Collector characteristics. Numerical examples as applicable.

E Introduction:

- The first transistor was invented in 1947 (23. Dec) at the Bell Telephone laboratories (USA) by Dr. William Shockley, Dr. John Bardeen & Dr. Walter H. Brattain.
- Transistor is an electronic device consisting of two PN junctions formed by sandwiching either P-type or n-type Semiconductor between a pair of opposite types.
- Transistor is a three terminal (three layers) & two junction electronic device. (2 Port device)
- Transistor is a current controlled device (ie output current, Voltage and/or Power are controlled by its input current)
- Transistor can be considered as connection of two back-to-back diodes (big ③) & (big ⑥)
- The term transistor is derived from TRANSistor of RESISTOR (\because amplification is achieved by passing input current from a region of low resistance to a region of high resistance)
- Transistor can be used as Switch and amplifier [amplification of weak signals (current & voltage)]
- Three blocks [(P, N, P) @ (N, P, N)] are grown out of same crystal by adding corresponding impurities in turn.

→ Types of transistors (Based on number of charge carriers):


- Unipolar Junction Transistor (UJT): Current conduction is only due to one type of charge carrier [either electron or hole (majority carrier)]
- Bipolar Junction Transistor (BJT): Current conduction is due to both the types of charge carriers [hole & electrons (Majority & minority carriers)]

→ Types of Bipolar Junction Transistor (Construction):

There are two types of BJTs

② nPN transistor

- nPN transistor is obtained when a P-type layer of semiconductor is sandwiched between two n-type layers of semiconductor.




Fig①: Schematic representation of nPN transistor

Fig②: Symbol of nPN transistor

- There are three terminals one taken from each type of semiconductor (Emitter, Base & Collector)

~ Emitter: The section on one side that supplies charge carriers (electrons) is called the emitter



Fig③: Two diode transistor analogy @ Diode equivalent circuit of nPN transistor


- ⇒ It is a heavily doped region
- ⇒ It is always forward biased w.r.t base & provides low resistance in the emitter.
- Base: ⇒ The middle layer (or section or region) between the emitter & collector is called the base.
- ⇒ It is thin & lightly doped region.
- Collector: ⇒ The section on the other side which collects charge carriers (electrons) is called the collector
- ⇒ It is moderately doped region & larger than emitter & base.
- ⇒ It is always reverse biased w.r.t base & provides high resistance in the collector.

^{Info:} During transistor operation, much heat is produced at the collector junction, so collector is made larger to dissipate the heat.

- Transistor has two PN junctions (i.e. it is like two diodes)
- ⇒ The junction between emitter & base is emitter-base junction (J_E) @ emitter-base diode @ emitter diode (Always $E \rightarrow B$)
- ⇒ The junction between the base & collector is collector-base junction (J_C) @ collector-base diode @ collector diode (Always $B \rightarrow C$)
- The ratio of the total width to center layer (Base) is $0.150/0.001 = 150:1$
- The ratio of doping level of outer layers ($E \& C$) to center layer (B) is typically $10:1$ @ $1\mu\text{s}$
- The direction of arrow head (fig ②) indicates the direction of conventional current flow in transistor.
- Free electrons are majority carriers & holes are minority carriers.

⑥ PnP transistor

- PnP transistor is obtained by sandwiching a n-type Semiconductor layer between two P-type layers of Semiconductor.



- Emitter supplies holes to other two regions
- Collector collects holes
- Holes are the majority carrier & electrons are minority carriers.

→ Transistor manufacturing technique

Basic techniques used for transistor manufacturing techniques are

- Grown-junction
- Alloy
- Diffused-junction
- Epitaxial.


→ Transistor package types:




Fig(5): Transistor package types

Low Power transistors: (A), (B), (C)


High Power transistors: (D), (E)



Fig(5): Symbol of PnP transistor



Fig(6): Diode equivalent circuit of PnP transistor



Metal Can-type (D), (E)

Plastic enclosure (C)

* Unbiased transistor: Depletion regions & Barriers.
Voltages at the junctions of an unbiased transistor)

① nPN transistor:

→ A transistor with no external dc voltage E is called unbiased transistor.

→ The base layer is very thin & lightly doped compared to the outer layers.

→ The outer layers are more heavily doped than the base layer.

→ During diffusion, depletion regions penetrate more deeply into the base from either side, thus the distance between the two depletion layers within the base is reduced.

→ Junction barrier voltages are positive on the emitter & collector and negative on the base ($0.3V$ for Ge & $0.7V$ for Si) (Electrons are majority carriers)





Fig ⑧: Depletion regions & barrier voltages at the junctions of an unbiased nPN transistor

② PnP transistor:

Fig ⑨: Depletion regions & barrier voltages at the junctions of an unbiased PnP transistor

Explanation at same as nPN (Refer →)



→ A PNP transistor behaves exactly like a NPN transistor with the exception that the holes are majority carriers.

→ Junction barrier voltages are positive on the base and negative on the emitter & collector.

Note:

① Modes of transistor operation ② Different ways of biasing a transistor ③ Regions of operation of BJT

④ Operating regions of a transistor :

Application of suitable DC voltages across the transistor terminals is called biasing.

A transistor can be operated in four different regions.

① Active region ② Linear region ③ Forward-active region.

④ Saturation region.

⑤ Cut-off region.

⑥ Reverse-active region.

⑦ Active region: (Fig 10)

→ The Emitter-base junction (J_E) is forward biased (FB) & the Collector-base junction (J_C) is reverse biased (RB).

→ For NPN transistor:

FB requirement: The negative terminal of a battery is connected to N-side & positive terminal to P-side.
RB requirement

The positive terminal of a




Fig 10 ① Forward-active (NPN)




Fig 10 ② Forward-active (PNP)

battery it connected to N-side & negative terminal to P-side.

- The Collector current consists of two components:
- (i) current due to the forward biasing of EB junction &
- (ii) current due to reverse biasing of CB junction [I_{C0} @ I_{CEO}] (Very small in magnitude)

④ Saturation region: (Fig 11)

→ Both the Emitter-base & collector-base junctions are forward biased

→ I_C increases rapidly for a very small change in V_{CB} .

⑤ Cut-off region: (Fig 12)

→ Both the emitter-base & collector-base junctions are reverse biased.

→ The current is very small & transistor is allowed to be in off-state.

⑥ Reverse-active region: (Fig 13)

→ The Emitter-base junction is reverse biased & the collector-base junction is forward biased.

→ It is used for less amplification.




Fig 11(a): Saturation (NPN)




Fig 11(b): Saturation (PNP)




Fig 12(a): Cut-off (NPN)




Fig 12(b): Cut-off (PNP)




Fig 13(a): Reverse active (NPN)




Fig 13(b): Reverse active (PNP)

Region of operation	Emitter-Base junction J _E	Collector-Base junction J _C	Application
① Active	F _B	R _B	Good amplification
② Saturation	F _B	F _B	Closed switch (ON)
③ Cut-off	R _B	R _B	Open switch (OFF)
④ Reverse-active	R _B	F _B	Less amplification

R Biased transistor ① Principle of operation of transistor:

① NPN transistor: (Principle of operation)

→ Emitter-base junction is forward biased & collector-base junction is reverse biased.

→ The forward bias on the emitter-base junction causes the electrons in the n-type emitter to flow towards the base (repelled by negative potential of V_{EB}).




Fig 14: Operation of NPN transistor

This constitutes emitter current (I_E) (opposite to flow of electrons)

→ The base is lightly doped & very thin, so only a few electrons (less than 5%) coming from the emitter

Combine with the holes causing bare current (I_B) $\xrightarrow{MA \text{ & NA}}$
 → The remaining electrons (more than 95%) will diffuse to the collector to constitute Collector Current $\xrightarrow{\text{②}}$
Injected Current (I_c). (mA)

→ There is another component of collector current due to thermally generated carriers. This current component (Very small) is called reverse saturation current (I_{CBO}) $\xrightarrow{MA \text{ & NA}}$

→ It is clear that emitter current is the sum of collector & bare currents

$$\text{i.e. } I_E = I_B + I_c$$

Note:

① Collector current is also called as injected current because this current is produced due to electrons injected from the emitter region.

② The resistances R_E & R_C may be connected in series with emitter & collector to limit the magnitude of current in the transistor.

③ ^{Reason} That most of the electrons from emitter continue their journey through the base to collector to form collector current are ① The base is lightly doped & very thin. Therefore, there are a few holes which bind enough time to combine with electrons ② The reverse bias on collector is quite high & exerts attractive forces on these electrons.

④ Collector current, $I_c = \alpha I_E + I_{CBO}$ $\xrightarrow{[(I_{C\text{majority}}) + (I_{C\text{minority}})] \rightarrow (I_c \text{ current with emitter terminal open})}$
 $\xrightarrow{\text{Current due to majority of electrons (more than 95%) from emitter}}$ $\xrightarrow{\text{Reverse saturation current (Due to thermally generated carriers) ②}}$
 $\xrightarrow{\text{③ minority current component Leakage current}}$

② PNP transistor:

(Principle of operation of PNP transistor)

→ Emitter-base junction is forward biased & collector-base junction is reverse biased.

→ The forward bias on the emitter-base junction causes the holes in the emitter region to move towards the base (repelled by positive potential of V_{EB}).

This constitutes the emitter current (I_E) (mA).


→ The base is lightly doped & very thin, so only a few holes (less than 5%) coming from the emitter combine with the electrons causing base current (I_B) ($\frac{\mu A}{mA}$)

→ The remaining electrons (more than 95%) will diffuse to the collector & constitute collector current (I_C) ($\frac{\mu A}{mA}$)

→ There is another component of collector current due to thermally generated carriers. This current component (very small) is called reverse saturation current (I_{CBO}) ($\frac{\mu A}{mA}$)

→ It is clear that the emitter current is the sum of collector & base currents.

$$\text{ie } I_E = I_B + I_C$$




Fig(15): Operation of PNP transistor

* BJT Voltages and currents:


① BJT Voltages (Terminal voltages):

② NPN transistor:

Fig(16) shows the terminal voltages for NPN transistor.



Fig(16) : Terminal Voltages



Fig(17) : Voltage source connection

For NPN transistor,

- Base voltage must be positive w.r.t the emitter.
- Collector voltage must be positive w.r.t the base.
- Collector voltage must be positive w.r.t the emitter.

Fig(17) shows Voltage Source connection to NPN

transistor via Transistor.

- Base bias voltage (V_{BB}) is connected via resistor (R_B).
- The collector supply (V_{CC}) is connected via resistor (R_C).
- The negative terminals of V_{BB} & V_{CC} are connected at the transistor emitter terminal.
- To ensure reverse biasing of collector-base junction, V_{CC} must be much larger than V_{BB} .

→ Typical voltages: $V_{CE} \approx 0.3V$ for Ge & $0.7V$ for Si

$$V_{CE} = 3V \text{ to } 20V$$

⑥ For PNP transistor

Fig ⑯ shows the terminal voltages for PNP transistor.




Fig ⑯: Terminal Voltages




Fig ⑰: Voltage source connection

For PNP transistor

- Base voltage must be negative w.r.t the emitter.
- Collector voltage must be negative w.r.t the base.
- Collector voltage must be negative w.r.t the emitter.

Fig ⑱ shows voltage source connection to PNP transistor via resistors.

- Base bias Voltage V_{BB} is connected via transistor R_B .
- the collector supply V_{cc} is connected via transistor R_c .
- The positive terminals of V_{BB} & V_{cc} are connected at the transistor emitter terminal.
- To ensure reverse biasing of collector-base junction, V_{cc} must be much larger than V_{BB} .


⑦ BJT currents:

Fig ⑲ shows NPN & PNP transistor with currents.

Applying KCL to the transistor (as it is a single node),

$$I_E = I_C + I_B$$

Note: The ratio of the transistor output current to the input current is called current gain of a transistor



(a): NPN transistor (b): PNP transistor
Fig (2): Currents in transistor


* Transistor Configurations & Connections:

There are three configurations of transistor.


- ① Common base connection
- ② Common emitter connection.
- ③ Common collector connection.

① Common base configuration:

Fig (21) shows the common base transistor circuit.



(a) NPN transistor



(b) PNP transistor

Fig (21): common base transistor.

- Input is applied between the emitter & base terminals.
- The output is taken between the collector & base terminals.
- The emitter current is the input current & collector current is the output current.
- Input and output current may be either direct

Current @ alternating Current.

④ Common base dc current gain ⑤ Current amplification factor ⑥ Small signal current gain ⑦

Common base, short circuit, amplification factor ⑧

Common base, short circuit current gain (α_{dc})

It is defined as the ratio of collector current (I_c) to the emitter current (I_E). It is denoted by α ⑨ α_{dc} ⑩ h_{FB}

i.e
$$\alpha_{dc} = \frac{I_c}{I_E}$$

⑤ Common base ac current gain (α_{ac})

It is defined as the ratio of small change in collector current (ΔI_c) to the small change in emitter current (ΔI_E) for a constant collector-to-base voltage (V_{CB})

⑪

It is defined as the ratio of change in collector current to the change in emitter current at constant collector-base voltage (V_{CB})


It is designated by α_0 ⑫ α_{ac} ⑬ h_{fb}

i.e
$$\alpha_{ac} = \frac{\Delta I_c}{\Delta I_E}$$
 ⑭
$$\alpha_{ac} = \frac{\Delta I_c}{\Delta I_E} \Big| V_{CB} = \text{constant}$$

- In practice, $\alpha_{dc} = \alpha_{ac}$

- α_{dc} is typically from 0.90 to 0.998

② Common emitter connection:



③ NPN transistor

④ PNP transistor

Fig ②: Common emitter transistor

→ The base current is the input current & the collector current is the output current.

- ⑤ Common emitter dc current gain ⑥ Large signal common-emitter current gain ⑦ Base current amplification factor ⑧ Common-emitter short circuit current gain ⑨ Current gain from base to collector: (β_{dc})

It is defined as the ratio of collector current (I_C) to the base current (I_B). It is denoted by β ⑩ β_{dc} ⑪ h_{FE} .

$$\text{ie } \beta_{dc} = \frac{I_C}{I_B}$$

- ⑫ Common emitter ac current gain (β_{ac})

It is defined as the ratio of change in collector current to the change in base current (ΔI_B) for a constant collector-to-emitter voltage (V_{CE}).

It is denoted by B_0 ⑬ β_{ac} ⑭ h_{fe}


$$\text{ie } \beta_{ac} = \frac{\Delta I_c}{\Delta I_B} \quad \text{or}$$

$$\beta_{ac} = \frac{\Delta I_c}{\Delta I_B} \quad V_{CE} = \text{constant}$$


- In Practice, $\beta_{ac} = \beta_{dc}$
- β_{dc} is typically from 20 to 500

③ Common collector configuration:

Fig 23 shows the common collector transistor circuit



④ NPN transistor



⑤ PNP transistor

Fig 23: common collector transistor

→ The base current is the input current & emitter current is the output current.

⑥ Common-collector dc current gain (γ_{dc})

It is defined as the ratio of emitter current (I_E) to the base current (I_B). It is denoted by γ_{dc} @ hfc

$$\text{ie } \gamma_{dc} = \frac{I_E}{I_B}$$

⑦ Common-collector ac current gain (γ_{ac})

It is defined as the ratio of change in emitter current (ΔI_E) to the change in base current (ΔI_B)

for a constant Emitter-to-collector Voltage (V_{EC})

It is denoted by γ_0 @ γ_{ac} @ h_{fc}

$$\text{i.e. } \gamma_{ac} = \frac{\Delta I_E}{\Delta I_B} \quad \text{①}$$

$$\gamma_{ac} = \frac{\Delta I_E}{\Delta I_B} \quad \text{V}_{EC} = \text{constant}$$

- In Practice, $\gamma_{ac} = \gamma_{dc}$
- γ_{dc} is typically from 21 to 501.

* Relation between α_{dc} & β_{dc}

We know that,

$$I_E = I_C + I_B \quad \text{②}$$

Dividing ② by I_C , we get

$$\frac{I_E}{I_C} = 1 + \frac{I_B}{I_C} \quad \text{③}$$

We have $\alpha_{dc} = \frac{I_C}{I_E}$ & $\beta_{dc} = \frac{I_C}{I_B}$ — ④

$$\Rightarrow \frac{1}{\alpha_{dc}} = \frac{I_E}{I_C} \quad \text{⑤} \Rightarrow \frac{1}{\beta_{dc}} = \frac{I_B}{I_C} \quad \text{⑥}$$

Using ⑤ & ⑥ in ③, we get

$$\frac{1}{\alpha_{dc}} = 1 + \frac{1}{\beta_{dc}} \quad \text{⑦}$$

$$\Rightarrow \frac{1}{\alpha_{dc}} = \frac{\beta_{dc} + 1}{\beta_{dc}}$$

$$\Rightarrow \alpha_{dc} = \frac{\beta_{dc}}{\beta_{dc} + 1} \quad \text{⑧}$$

Now from ⑦, we can write,

$$\frac{1}{\beta_{dc}} = \frac{1 - \alpha_{dc}}{\alpha_{dc}}$$

$$\frac{1}{\beta_{dc}} = \frac{1 - \alpha_{dc}}{\alpha_{dc}}$$

$$\Rightarrow \boxed{\beta_{dc} = \frac{\alpha_{dc}}{1-\alpha_{dc}}} - \textcircled{7}$$

(13)

* Relation between β_{dc} & γ_{dc} :

Consider eqn ①

$$I_E = I_C + I_B$$

÷ by I_B

$$\frac{I_E}{I_B} = \frac{I_C}{I_B} + 1 - \textcircled{8}$$

$$\text{We have, } \gamma_{dc} = \frac{I_E}{I_B} - \textcircled{9}$$

Using ④ & ⑨ in ⑧, we get

$$\boxed{\gamma_{dc} = \beta_{dc} + 1} - \textcircled{10} \Rightarrow \boxed{\beta_{dc} = \gamma_{dc} - 1} - \textcircled{11}$$

* Relation between α_{dc} & γ_{dc} :

Using ⑦ in ⑩, we get

$$\gamma_{dc} = \frac{\alpha_{dc}}{1-\alpha_{dc}} + 1$$

$$\Rightarrow \gamma_{dc} = \frac{\alpha_{dc} + 1 - \alpha_{dc}}{1-\alpha_{dc}}$$

$$\boxed{\gamma_{dc} = \frac{1}{1-\alpha_{dc}}} - \textcircled{12}$$

$$\Rightarrow 1 - \alpha_{dc} = \frac{1}{\gamma_{dc}}$$

$$\Rightarrow 1 - \frac{1}{\gamma_{dc}} = \alpha_{dc}$$

$$\Rightarrow \boxed{\alpha_{dc} = \frac{\gamma_{dc} - 1}{\gamma_{dc}}} - \textcircled{13}$$

* Relation among α_{dc} , β_{dc} & γ_{dc} :

We know that

$$\gamma_{dc} = \frac{I_E}{I_C}$$

$$\Rightarrow \gamma_{dc} = \frac{I_E / I_C}{I_C / I_C}$$

$$\Rightarrow \gamma_{dc} = \frac{1/\alpha_{dc}}{1/\beta_{dc}}$$

$$\Rightarrow \boxed{\gamma_{dc} = \frac{\beta_{dc}}{\alpha_{dc}}} \quad - (14)$$

Note:

① I_C in terms of I_B & α_{dc}

We have $\alpha_{dc} = \frac{I_C}{I_E}$

$$\Rightarrow I_C = \alpha_{dc} I_E$$

$$\Rightarrow I_C = \alpha_{dc} (I_C + I_B) \quad (\because I_E = I_C + I_B)$$

$$\Rightarrow I_C(1-\alpha_{dc}) = \alpha_{dc} I_B$$

$$\boxed{I_C = \frac{\alpha_{dc}}{1-\alpha_{dc}} I_B} \quad - (15)$$

(o)

Lkt $\beta_{dc} = \frac{I_C}{I_B}$

$$\Rightarrow I_C = \beta_{dc} I_B$$

$$\boxed{I_C = \frac{\beta_{dc}}{1-\beta_{dc}} I_B} \quad (\because \beta_{dc} = \frac{\alpha_{dc}}{1-\alpha_{dc}})$$

② n-p-n transistor \rightarrow not pointing in

p-n-p transistor \rightarrow pointing in

③ β_{dc} is defined by a simple ratio of dc currents at an operating point, whereas the β_{ac} is sensitive to the characteristics in the region of interest.

④ Expression for Collector Current:

Consider a PNP transistor circuit as shown in Fig 24

⑤ When switch is

Closed:

The forward bias voltage V_{EB} injects holes in the base region. The reverse bias voltage V_{CB} on




Fig 24: Common base PNP transistor

the collector-base junction attracts the majority of holes from the base region & constitute collector current (injected current)

$$\text{ie } I_c = \alpha_{dc} I_E \quad (\text{Due to majority carriers}) \quad (16)$$

⑥ When switch is OPEN:

There is no emitter current & therefore no base current & no collector current. The minority carriers diffuse across the collector-base junction & hence produce a current known as leakage current (I_{CBO}) @ zero bias saturation current @ collector cut-off current @

I_c current with emitter terminal open (I_{Co})

$$\text{ie } I_c = I_{CBO} \quad (\text{due to minority carriers @ thermal generation carriers}) \quad (17) \quad (\text{NA @ NA})$$

The total collector current

$$I_c = \alpha_{dc} I_E + I_{CBO} \quad (18)$$

$$\Rightarrow I_c = \alpha_{dc} (I_c + I_B) + I_{CBO} \quad (\because I_E = I_c + I_B)$$

$$\Rightarrow I_c - \alpha_{dc} I_c = \alpha_{dc} I_B + I_{CBO}$$

$$\Rightarrow I_c(1 - \alpha_{dc}) = \alpha_{dc} I_B + I_{CBO}$$

$$\Rightarrow I_c = \frac{\alpha_{dc}}{1 - \alpha_{dc}} I_B + \frac{1}{1 - \alpha_{dc}} I_{CBO}$$

$$I_c = \beta_{dc} I_B + (1 + \beta_{dc}) I_{CBO}$$

(21)

$$\begin{aligned} \alpha_{dc} &= \frac{\alpha_{dc}}{1 - \alpha_{dc}} \\ \text{or} \quad \frac{1}{1 - \alpha_{dc}} &= \frac{1}{1 - \beta_{dc}} \\ &= \frac{1}{1 + \beta_{dc} - \beta_{dc}} \\ &= \frac{1}{1 + \beta_{dc}} \end{aligned}$$

⑤ At room temperature

For Si transistor, $I_{CBO} @ I_C = \text{mA}$ (can be neglected) $\frac{1}{1 - \alpha_{dc}} = 1 + \beta_{dc}$ (22)

For Ge transistor, $I_{CBO} @ I_C = \text{mA}$ (cannot be neglected)

⑥ The value of I_{CBO} is strongly temperature dependent for both Si & Ge. It doubles for every 10°C increase in temperature.

⑦ Si transistors can be used upto 200°C

Ge transistors can be used upto 100°C

⑧ For common emitter configuration (Common Collector)

$$I_c = \beta_{dc} I_B + (1 + \beta_{dc}) I_{CBO}$$

$$\Rightarrow I_c = \beta_{dc} I_B + I_{CEO} \quad \text{--- (23)}$$

Where, $I_{CEO} \rightarrow \cancel{\text{Collector-Emitter current with base open}}$

$$= (1 + \beta_{dc}) I_{CBO} \quad \text{--- (24)} \quad \frac{1}{1 - \alpha_{dc}} I_{CBO} \quad |_{I_B=0 \text{ mA}}$$

Emitter current,

$$I_E = I_c + I_B$$

using (23) we get

$$I_E = \underline{\beta_{dc} I_B} + \underline{I_{CEO}} + \underline{I_B}$$

$$I_E = (1 + \beta_{dc}) I_B + I_{CEO} \quad \text{--- (25)}$$

* BJT amplification @ Transistor as an amplifier:

① Current amplification @ Transistor as a current amplifier:

→ The current amplifier (NPN transistor) is shown in fig 25.

→ A small change (Increase @ decrease) in base current I_{B0} (ΔI_B) produces a large change (Increase @ decrease) in collector current (ΔI_C) & a large emitter current change (Increase @ decrease) (ΔI_E) [shown in fig 26(a,b)]

→ The common emitter current gain is the ratio of change in collector current (ΔI_C) (output current) to the change in base current (ΔI_B) (input current).

It is denoted by B_{AC} @ h_{FE}

$$i_c \quad B_{AC} = \frac{\Delta I_C}{\Delta I_B}$$

Where, $\Delta I_C \rightarrow$ AC collector current, denoted by I_c

$\Delta I_B \rightarrow$ AC base current, denoted by I_b

$$\therefore B_{AC} = \frac{I_c}{I_b}$$

Ex: If $I_b = \pm 1 \text{ mA}$ (Assume $\beta = 100$), then,

$$I_c = B_{AC} I_b = 100 \times \pm 1 \text{ mA} = \pm 0.1 \text{ mA}$$

∴ A small change in the base current, produces a large change in collector current.

Hence transistor acts as current amplifier //.




Fig 25: Current amplifier




Fig 26: Base & Collector currents

② Voltage amplification @ Transistor as a voltage amplifier:

→ The Voltage amplification (NPN transistor) is shown in fig ⑦.

→ The dc voltage $V_{BE} = 0.7V$ forward biases the base-emitter junction.

→ An AC Voltage source (V_i) in series with V_{BE} provides a $\pm 20mV$ input voltage variation.

→ Let the transistor is connected to a $V_{CC} = 20V$ DC voltage source via $R_C = 12k\Omega$. Let $B_{dc} = 50$

→ The V_{BE} vs I_C characteristic is shown in fig ⑧.

→ Case(i): When $V_i = 0V$, $V_{BE} = 0.7V$

From the characteristic,

$$I_C = 20mA$$

Collector current,

$$I_C = B_{dc} I_B = 50 \times 20 \times 10^{-6} = 1mA$$

Collector Voltage, (APPLYING KVL to loop containing V_{CC} , R_C & V_C)

$$V_C = V_{CC} - I_C R_C = 20V - 1 \times 10^{-3} \times 12 \times 10^3 = 8V$$

- Case(ii): When $V_i = \pm 20mV$

From the characteristic, change in base current,

$$\Delta I_B = \pm 5mA$$




Fig (27): Voltage amplifier




Fig (28): V_{BE} vs I_C Characteristic

Change (Variation) in collector current.

$$\Delta I_c = \beta_{dc} I_B = 50 (\pm 5 \text{ mA}) = \pm 250 \text{ mA}$$

Change (Variation) in collector Voltage.

$$\Delta V_c = \Delta I_c \times R_C = \pm 250 \text{ mA} \times 12 \text{ k}\Omega = \pm 3 \text{ V}$$

→ Since the output voltage ($\Delta V_c = \pm 3 \text{ V}$) is greater than the input voltage ($\Delta V_B = \pm 20 \text{ mV}$), the transistor circuit is a voltage amplifier.

→ Voltage gain (A_v) is the ratio of the output voltage to the input voltage.

$$\text{i.e. } A_v = \frac{\Delta V_c}{\Delta V_B} = \frac{\pm 3 \text{ V}}{\pm 20 \text{ mV}} = 150$$

* Transistor characteristics @ Characteristics of transistor

The important characteristics of transistor are

- ① Input characteristic
- ② Output characteristic
- ③ Current gain characteristic.

④ Input characteristic: It is a plot of input current as a function of input voltage, keeping the output voltage constant.

⑤ Output characteristic: It is a plot of output current vs output voltage at constant input current.

⑥ Current gain characteristic ⑦ Forward transfer characteristic: It is a plot of output current vs input current at constant output voltage.

⑧ Common base configuration:

Fig ⑨ shows Common base PNP transistor.




Fig (29): Common base PNP transistor

→ Input characteristics: (Fig 30)

- It is a plot of input current (I_E) vs input voltage (V_{EB}) at constant output voltage (V_{CB}).

• Procedure:

- ① Keeping V_{CB} constant at particular value, increase V_{EB} in small suitable steps & notedown the corresponding values of I_E .
- ② The above step is repeated for different output voltage (V_{CB}) values.
- ③ A graph of I_E along Y-axis & V_{EB} along X-axis for each value of V_{CB} is plotted.

• Observations:

- ① Below threshold Voltage ② Offset Voltage ③ cut-off Voltage ④ Knee Voltage V_K , I_E is negligibly small ($V_K \approx 0.3V$ for Ge & $0.7V$ for Si)
- ⑤ Beyond V_K , for a fixed V_{CB} voltage, the I_E increases rapidly with a small increase in V_{EB} .
- ⑥ As V_{CB} is increased, the curve shift upwards.
- ⑦ AC input resistance.

$$R_i = \frac{\Delta V_{EB}}{\Delta I_E} \mid V_{CB} = \text{constant} \quad \begin{cases} I_t \text{ is very low} \\ \text{typically } 50\Omega \end{cases}$$




Fig 30: Input Characteristic




Fig 31: Output characteristic

→ Output characteristic (Fig 31)

- It is a plot of output current (I_C) vs. output voltage (V_{CB}) at constant input current (I_E).
- Procedure:
 - ① Keeping I_E constant at particular value, increase V_{CB} in suitable steps & notedown (record) the corresponding values of I_C .
 - ② The above step is repeated for different input current values (I_E)
 - ③ A graph of V_{CB} along x-axis & I_C along y-axis for each value of I_E is plotted.
- Observations:
 - ① The output characteristic has three important regions namely Saturation region, active region & cut-off region.
 - Saturation region
 - ① It is the region to the left of the vertical dashed line
 - ② In this region, both emitter-base & collector-base

junctions are forward biased

- ④ In this region, a small change in V_{CB} results in a large value of current I_C .

Active Region


- ⑤ It is the region between the vertical dashed line & the horizontal axis.
- ⑥ In this region, emitter-base junction is forward biased & collector-base junction is reverse biased.
- ⑦ In this region, the collector current is constant and is equal to the emitter current.

Cut-off Region

- ⑧ It is the region along the horizontal axis as shown by a shaded region.
- ⑨ In this region, both emitter-base & collector-base junctions are reverse biased.
- ⑩ It corresponds to the curve marked $I_E = 0$.
- ⑪ I_C flows even when the V_{CB} is ≈ 0 .
- ⑫ A small collector current (leakage current ' I_{CBO} ') flows even when $I_E = 0$.
- ⑬ I_C is practically independent of V_{CB} in the active region. However, if V_{CB} is increased beyond a certain large value, the collector current increases rapidly due to avalanche breakdown (not shown in fig) & the transistor action is lost.
- ⑭ AC output resistance.

$$R_o = \frac{\Delta V_{CB}}{\Delta I_C} \quad \left| \begin{array}{l} I_E = \text{constant} \\ \text{(It is very high } \approx \\ \text{typically about } 500 \text{ k}\Omega \end{array} \right)$$

→ Current gain characteristic (Forward transfer characteristic) (Fig 32)



Fig(32): Current gain characteristic


- It is a plot of output current (I_C) versus input current (I_E) at constant output voltage (V_{CB})

• Procedure:

- ① Keeping V_{CB} constant at particular value, I_C is measured for various levels of I_E
- ② A graph of I_C vs I_E is plotted.

③ Common Emitter Configuration:

Fig 33: Common Emitter PNP transistor.



Fig(33): Common Emitter pnp transistor

→ Input Characteristic (Fig 34)

- It is a plot of input current (I_B) vs input voltage (V_{BE}) at constant output voltage (V_{CE}).

• Procedure:

- ① Keeping V_{CE} constant at particular value, increase V_{BE} in small suitable steps & notedown the corresponding value of I_B .
- ② The above step is repeated for different output voltage (V_{CE}) values.
- ③ A graph of I_B along Y-axis & V_{BE} along X-axis for each value of V_{CE} is plotted.

• Observations:

- ① Below threshold voltage @ knee voltage ' V_k ', I_B is negligibly small.
- ② Beyond V_k , for a fixed V_{CE} voltage, the I_B increases rapidly with a small increase in V_{BE} .
- ③ As V_{CE} is increased, the curves shift downwards.
- ④ AC input resistance.




Fig 34: Input characteristic




Fig 35: Output characteristic

→ Output characteristic (Fig 35)

- It is a plot of output current (I_c) vs output voltage (V_{CE}) at constant input current (I_B).

• Procedure:

- ① Keeping I_B constant at particular value, increase V_{CE} in suitable steps & notedown the corresponding values of I_c .
- ② The above step is repeated for different input current values (I_B).
- ③ A graph of V_{CE} along X-axis & I_c along Y-axis for each value of I_B is plotted.

• Observation:

- ① The output characteristic has three important regions namely saturation region, active region & cut-off region.

Saturation region:

- ④ It is the region shown by the shaded area.
- ⑤ In this region, both base-emitter & collector-emitter junctions are forward biased.
- ⑥ In this region, a small change in V_{CE} results in a large value of current I_c .

Active region

- ⑦ It is the region between the saturation & cut-off region.
- ⑧ In this region, base-emitter junction is forward biased & collector-emitter junction is reverse biased.
- ⑨ In this region, when V_{CE} is increased further, I_c increases slightly.

Cut-off region

- ① It is the region along the horizontal axis as shown by a shaded region (Corresponds to curve marked $I_B=0$)
- ② In this region, both base-emitter & collector-emitter junctions are reverse biased.
- ③ I_C increases rapidly to a saturation value, when V_{CE} is increased above zero (depending upon the value of I_B)
- ④ A small collector current (leakage current I_{CBO}) flows even when $I_B=0$.
- ⑤ If V_{CE} is increased beyond a certain value, the I_C increases rapidly due to avalanche breakdown (not shown in fig) & the transistor action is lost.
- ⑥ AC output resistance.

$$R_o = \left. \frac{\Delta V_{CE}}{\Delta I_C} \right|_{I_B=\text{constant}} \quad \begin{array}{l} (\text{It is high & typically ranges}) \\ (\text{from } 10\text{ k}\Omega \text{ to } 50\text{ k}\Omega) \end{array}$$

→ Current gain ⑦ Forward transfer characteristic (Fig 36)




Fig 36: Current gain characteristics

- It is a plot of output current (I_C) versus input current (I_B) at constant output voltage (V_{CE}).

• Procedure

- ① Keeping V_{CE} constant at particular value, I_C is measured for various levels of I_A .
- ② A graph of I_C vs I_A is plotted.
- Current gain characteristic can be obtained experimentally (Fig 33) @ desired from the output characteristic (Fig 36)

③ Common Collector Configuration:

Fig 37: Rhombus common collector PNP transistor




Fig 37: Common collector PNP transistor

→ Input Characteristic (Fig 39)

- It is a plot of input current (I_B) vs input voltage (V_{BC}) at constant output voltage (V_{EC})

• Procedure:

- ① Keeping V_{EC} constant at particular value, increase V_{BC} in small suitable steps & note down the corresponding values of I_B .
- ② The above step is repeated for different output voltage values (V_{EC})
- ③ A graph of I_B along y-axis & V_{BC} along x-axis

for each value of V_{EC} it is plotted.

Observations:

- ① Applying KVL around the transistor,
(Fig 37) or Fig 38)

$$V_{EC} - V_{EB} - V_{BC} = 0$$

\Rightarrow

$$V_{EB} = V_{EC} - V_{OC}$$

- ② Increasing V_{OC} with V_{EC} held constant reduces the V_{EB} & thus reduces I_B . This explains the slope of the CC Input Characteristic.

- ③ As V_{EC} is increased, the curve shift towards right.

- ④ AC input resistance

$$R_i = \frac{\Delta V_{OC}}{\Delta I_B}$$

$V_{EC} = \text{constant}$

(It is very high R_i ,
about 750 kΩ).





Fig 39: Input characteristics

Fig 40: Output characteristics

Output Characteristics (Fig 40)

- It is a Plot of Output current (I_E) Vs output voltage (V_{EC}) at constant input current (I_B).

• Procedure:

- ① Keeping V_{BE} constant at Particular Value, increase (V_{EC}) in Suitable Step & notedown the Corresponding Value of I_E
- ② The above step is repeated for different Input Current Values I_B .
- ③ A graph of V_{EC} along x-axis & I_E along Y-axis for each value of I_B is plotted.

• Observation:

- ① The Output Characteristic has three important regions namely Saturation, active & cut-off region.

Saturation region

- ④ It is the region shown by the shaded area.
- ⑤ In this region, both base-collector & emitter-collector junctions are forward biased.
- ⑥ In this region, a small change in V_{EC} results in a large value of current I_E .

Active region

- ⑦ It is the region between the saturation & cut-off region.
- ⑧ In this region, base-collector junction is forward biased & emitter-collector junction is reverse biased.
- ⑨ In this region, when V_{EC} is increased further, I_E increases slightly.


Cut-off region

- ⑩ It is the region along the horizontal axis at shown by a shaded area (corresponds to curve marked $I_B = 0$).

- (3)
- ⑥ In this region, both base-collector & emitter-collector junctions are reverse biased.
 - ⑦ I_E increases rapidly to a saturation value, when V_{EC} is increased above zero (depending upon the value of I_B)
 - ⑧ A small collector current (leakage current I_{C0}) flows even when $I_B = 0$.
 - ⑨ In V_{EC} is increased beyond a certain value, the I_C increases rapidly due to avalanche breakdown (not shown in fig) & the transistor action is lost.
 - ⑩ AC output resistance

$$R_o = \frac{\Delta V_{EC}}{\Delta I_E} \quad | \quad I_B = \text{constant} \quad \left(\begin{array}{l} \text{It is very low & it} \\ \text{about } 50\Omega \end{array} \right)$$

\rightarrow Current gain @ Forward bias for characteristic (Fig 41)



Fig(41): Current gain characteristic

- It is a Plot of Output Current (I_c) Versus Input Current (I_B) at Constant Output Voltage (V_{EC})
- Current gain characteristic can be obtained experimentally (Fig 37) or derived from the output characteristic (Fig 41)

• Procedure

- ① Keeping V_{EC} constant at particular value, I_E is measured for various values of I_B .
- ② A graph of I_E vs I_B is plotted.

Note: ① In transistor, voltage breakdown occurs in two types namely

② Avalanche breakdown: It is a form of voltage breakdown that arises, when the electrons & holes in the semiconductor are accelerated enough by the applied voltage. The accelerated electrons & holes collide with the bound electrons and produce more free electrons. This causes even more collision due to which current increases to a large value.

③ Punch-through or reach-through: It is a form of voltage breakdown that arises due to the increased width of collector or base junction depletion region with increased collector-base junction voltage. (This phenomenon of reducing the base width is called carrier effect or base-width modulation). The depletion region at a junction is the region of fixed ions on both sides of the junction. As the applied voltage across the junction increases, the depletion region penetrates deeper into the base. Since the base is very thin, therefore it is possible that at moderate voltages, the depletion region will have spread completely across the base to reach the emitter-base junction. At a point of this, the current increases to a very large value.

② Common emitter circuit is most efficient


Main reasons are

- ① High current gain: In CE connection, $I_c = \beta I_B$ ④
 $I_c = \beta I_B + I_{CEO}$. As β_{dc} is very large, the output current I_c is much more than I_B .
 \therefore current gain in CE arrangement is very high (20 to 500)

- ② High voltage & power gain: Due to high current gain, CE Ckt has the highest voltage & power gain.

- ③ Moderate output to input impedance ratio: In CE Ckt, the ratio of output impedance to input impedance is small (about 20). So it is ideal one for coupling between various transistor stages. [In CB & CC Ckt this ratio is very large]

- ④ Drawing current gain characteristic from output characteristic (Considering CB configuration)



Let $V_{CB} = -2V$

Step 1: Draw a vertical line through given V_{CB} value.

Step 2: Line intersects the characteristic at points A & B

(Notedown $I_E \leq I_t$) (Here $I_E \approx I_c$)

Step 3: Plot Points C & D for the output characteristic

at the corresponding levels of I_C & I_E .

Step 4: Draw the characteristic through points C & D.

(4) Advantages, Disadvantages & Applications of transistors

Advantages:

- They are mechanically strong
- Much Smaller
- More Compact
- Light Weight
- Practically unlimited life (Last for many years)
- No heater requirement
- Transistor along with resistors and diodes can be integrated to produce ICs
- No heater loss
- Low operating voltage
- No warm-up period
- Less power consumed by the device itself
- High voltage gain

Disadvantages:

- Drive circuit of BJT is complex
- Storage charge in base reduces switching frequencies
- Cannot be used in high power applications
- Lower input impedance
- Temperature dependence
- Inherent variation of parameters (β_{dc} for 148 transistors may vary between 100 & 600)

Applications:

- | | |
|-------------------------------------|----------------------|
| • Switched Mode Power Supply (SMPS) | • Amplifier |
| • DC to DC converter (Choppers) | • Switcher |
| • Bridge inverters | • Impedance matching |
| • Power factor correction technique | |

(5) Comparison of CB, CE & CC Configurations

SL no.	Characteristic	CB	CE	CC
1)	Input resistance	Very low (50Ω)	Low (600Ω)	Very high ($750k\Omega$)
2)	Output resistance	Very high ($500k\Omega$)	High ($10k\Omega$)	Low (50Ω)
3)	Current gain	Less than unity	Greater than unity	Greater than unity
4)	Voltage gain	Medium (about 10)	Medium (about 500)	Low (< 1)
5)	Input current	I_E	I_B	I_B
6)	Output current	I_C	I_C	I_E
7)	Input terminals	$E \& B$	$B \& E$	$B \& C$
8)	Output terminals	$C \& B$	$C \& E$	$E \& C$
9)	Current amplification factor	$\alpha = \frac{I_C}{I_E}$	$\beta_{dc} = \frac{I_C}{I_B}$	$\gamma_{ac} = \frac{I_E}{I_B}$
10)	Phase between input & output	In-Phase (0°)	Out-of-Phase (180°)	In-Phase (0°)
11)	Applications	For high frequency applications	For audio frequency applications	For impedance matching

Problems

① In a common base connection, a certain transistor has an emitter current of 10mA & a collector current of 9.8mA. Calculate the value of the base current.

Rul: Given $I_E = 10\text{mA}$, $I_C = 9.8\text{mA}$, $I_B = ?$

$$\text{Lc here. } I_E = I_C + I_B$$

$$\Rightarrow I_B = I_E - I_C \\ = 10 \times 10^{-3} - 9.8 \times 10^{-3} \\ \boxed{I_B = 0.2\text{mA}}$$

② In a common-base connection, the emitter current is 6.28mA & the collector current is 6.20mA. Determine the common-base dc current gain.

Rul: Given $I_E = 6.28\text{mA}$, $I_C = 6.20\text{mA}$, $\alpha_{dc} = ?$

$$\text{Lc here. } \alpha_{dc} = \frac{I_C}{I_E} = \frac{6.20 \times 10^{-3}}{6.28 \times 10^{-3}} = \underline{\underline{0.987}}$$

③ The common-base dc current gain of a transistor is 0.967. If the emitter current is 10mA, what is the value of base current?

Rul: Given $\alpha_{dc} = 0.967$, $I_E = 10\text{mA}$, $I_B = ?$

$$\text{Lc here. } I_C = \alpha_{dc} I_E \quad (\because \alpha_{dc} = \frac{I_C}{I_E}) \\ = 0.967 \times 10 \times 10^{-3} \\ I_C = 9.67\text{mA} //$$

$$\text{Lk+ } I_E = I_C + I_B$$

$$\Rightarrow I_B = I_E - I_C = 10 \times 10^{-3} - 9.67 \times 10^{-3} \\ \therefore \boxed{I_B = 0.33\text{mA}} //$$

④ (a) A transistor has an α of 0.975, what is the value of β ? (b) If $\beta = 200$, what is the value of α ?

Sol:

(a) Given $\alpha = 0.975$, $\beta = ?$

We have,

$$\beta = \frac{\alpha}{1-\alpha}$$

$$= \frac{0.975}{1-0.975}$$

$$\boxed{\beta = 39} //$$

(b) Given, $\beta = 200$, $\alpha = ?$

We have,

$$\alpha = \frac{\beta}{1+\beta}$$

$$= \frac{200}{200+1}$$

$$\boxed{\alpha = 0.995} //$$

⑤ A transistor has a typical β of 100. If the collector current is 40mA, what is the emitter current?

Sol: Given $\beta = 100$, $I_C = 40\text{mA}$, $I_E = ?$

$$\text{We have } I_B = \frac{I_C}{\beta} \quad (\because \beta = \frac{I_C}{I_B})$$

$$= \frac{40 \times 10^{-3}}{100}$$

$$\boxed{I_B = 0.4\text{mA} @ 400\text{mA}} //$$

$$\text{Now, } I_E = I_C + I_B = 0.4 \times 10^{-3} + 40 \times 10^{-3} = \underline{\underline{40.4\text{mA}}}$$

⑥ A transistor has $\beta = 150$. Calculate the approximate collector & base currents, if the emitter current is 10mA.

Sol: Given, $\beta = 150$, $I_E = 10\text{mA}$, $I_B = ?$, $I_C = ?$

$$\text{We have } \alpha = \frac{\beta}{1+\beta} = \frac{150}{1+150} = 0.993$$

$$\text{Also } \alpha = \frac{I_C}{I_E}$$

$$\Rightarrow I_C = \alpha I_E = 0.993 \times 10 \times 10^{-3} = 9.93\text{mA} //$$

$$\text{Now, } I_B = I_E - I_C = 10 \times 10^{-3} - 9.93 \times 10^{-3} = \underline{\underline{0.07\text{mA}}} \quad (\because I_E = I_C + I_B)$$

- ⑦ Determine the value of $I_C & I_E$ for circuit shown in fig ⑦

$$I_B = \frac{I_E}{1 + \beta}$$

Sol:

Given $I_E = 12\text{mA}$, $\beta = 140$, $I_B = \frac{I_E}{1 + \beta}$

$$\therefore I_B = \frac{12 \times 10^{-3}}{1 + 140} = 0.085 \text{ mA}$$

Fig ⑦

$$\beta = 140$$

$$I_E = 12\text{mA}$$

Now $I_C = I_E - I_B = 12 - 0.085 \times 10^{-3} = 11.915\text{mA}$

- ⑧ A transistor has $I_B = 10.5\text{mA}$ & $I_C = 2.05\text{mA}$. Find
⑨ β ⑩ α ⑪ I_E ⑫ If I_B changes by 27mA &
 I_C changes by 0.65mA , find the new value of β .

Sol: Given $I_B = 10.5\text{mA}$, $I_C = 2.05\text{mA}$, $\beta = ?$, $\alpha = ?$, $I_E = ?$

⑬ $I_B' = I_B + 27\text{mA}$, $I_C' = I_C + 0.65\text{mA}$, $\beta' = ?$

$$\textcircled{2} \quad \beta = \frac{I_C}{I_B} = \frac{2.05 \times 10^{-3}}{10.5 \times 10^{-6}} = 19.5\%$$

$$\textcircled{6} \quad \alpha = \frac{\beta}{1 + \beta} = \frac{19.5}{1 + 19.5} = 0.95\%$$

$$\textcircled{c} \quad I_E = I_B + I_C = 10.5 \times 10^{-6} + 2.05 \times 10^{-3} = 2.155\text{mA}$$

$$\textcircled{d} \quad I_B' = I_B + 27\text{mA} = 10.5 \times 10^{-6} + 27 \times 10^{-6} = 132 \times 10^{-6}\text{A}$$

$$I_C' = I_C + 0.65\text{mA} = 2.05 \times 10^{-3} + 0.65 \times 10^{-3} = 2.7 \times 10^{-3}\text{A}$$

New value of β , $\beta' = \frac{I_C'}{I_B'} = \frac{2.7 \times 10^{-3}}{132 \times 10^{-6}} = 20.5$

- ⑭ A certain transistor has $\alpha = 0.99$, $I_{C0} = 5\text{mA}$ &
 $I_B = 100\text{nA}$. Find the values of Collector & Emitter
Currents.

Rol: Given $\alpha = 0.98$, $I_{C0} = 5 \text{ mA}$, $I_B = 100 \mu\text{A}$, $I_C = ?$, $I_E = ?$

$$\text{Ans: } I_C = \frac{\alpha I_B + I_{C0}}{1-\alpha}$$

$$= \frac{0.98}{1-0.98} 100 \times 10^{-6} + \frac{5 \times 10^{-6}}{1-0.98}$$

$$\boxed{I_C = 5.15 \text{ mA}}$$

$$\text{We have } I_E = I_B + I_C = 100 \times 10^{-6} + 5.15 \times 10^{-6} = \underline{5.25 \text{ mA}}$$

- Q) A Transistor has a maximum power dissipation of 500 mW at 25°C . The derating factor is $2.28 \text{ mW}/^\circ\text{C}$. What is the maximum power dissipation at 70°C ?

Rol: Given $P_{D(\max)} = 500 \times 10^{-3} \text{ W}$ at 25°C


$$\text{DF} = 2.28 \text{ mW}/^\circ\text{C}$$

$$P_D(\max) = ?, \text{ at } T = 70^\circ\text{C}$$

$$\begin{aligned} \text{We have, } P_D(\max)(70^\circ\text{C}) &= P_{D(\max)} - \text{DF}(T-25) \\ &= 500 \times 10^{-3} - 2.28 \times 10^{-3} (70-25) \\ &= \underline{0.397 \text{ W}} \end{aligned}$$

- Q) A common base transistor amplifier has an input resistance of $20 \text{ k}\Omega$ & output resistance of $100 \text{ k}\Omega$. The collector load is $1 \text{ k}\Omega$ if a signal of 500 mV is applied between emitter and base, find the voltage amplification. Assume α_{dc} to be nearly one.

Rol:



$$\text{Input Current } I_E = \frac{\text{Input Voltage}}{\text{Input Resistance}}$$

$$= \frac{1500 \times 10^{-3}}{20}$$

$$I_E = 25 \text{ mA}$$

$$\text{Now, } I_C = I_E$$

$$I_C = 25 \text{ mA}$$

Output voltage,

$$V_{out} = I_C R_C$$

$$= 25 \times 10^2 \times 1 \times 10^3$$

$$= 25V //.$$

$$\left[\begin{array}{l} \therefore \lambda_{dc} = \frac{I_C}{I_E} \\ I = \frac{I_C}{I_E} \quad \because \lambda_{dc} \approx 1 \\ I_E = I_C \end{array} \right]$$

Voltage amplification (Voltage gain) is,

$$A_V = \frac{V_{out}}{\text{i/p Vtg}} = \frac{25}{1500 \times 10^{-3}} = 50 //.$$

- (12) In a Common base Connection, the emitter current is 1mA. If the emitter circuit is open, the collector current is 50mA. Find the total collector current
Given $\lambda = 0.92$

Rul: Given, $I_E = 1 \text{ mA}$, $I_{CBO} = 50 \text{ mA}$, $I_C = ?$, $\lambda = 0.92$

$$\text{Ans: } I_C = \lambda I_E + I_{CBO} = 0.92 \times 1 \times 10^{-3} + 50 \times 10^{-6}$$


$$I_C = 0.97 \text{ mA} //$$

- (13) In a Common base connection, $\lambda = 0.95$. The voltage drop across $2k\Omega$ resistance which is connected in the collector is 2V. Find the base current.

Rul: Fig 13 shows common base Ckt.

$$\text{Ans: } \lambda = 0.95, R_c = 2k\Omega, V_c = 2V, I_B = ?$$

Q. We have, $I_C = \frac{V_C}{R_C} = \frac{2V}{2k\Omega} = 1mA$




Fig(3)

We have, $I_E = \frac{I_C}{\alpha} \quad (\because \alpha = \frac{I_C}{I_E})$
 $= \frac{1 \times 10^{-3}}{0.95}$
 $= 1.05mA$

Note $I_B = I_E - I_C = 1.05 \times 10^{-3} - 1 \times 10^{-3} = 0.05mA$

Q. For the common base C.R.T shown in Fig(4), determine I_C & V_{CB} . Assume Si transistor.



Fig(4)

Rul: Given, $R_E = 1.5k\Omega$, $V_{EE} = 8V$, $R_C = 1.2k\Omega$, $V_{CC} = 18V$, $V_{BE} = 0.7V$ (given Si transistor)

Applying KVL to Emitter side loop,

$$V_{EE} = I_E R_E + V_{BE}$$

$$\Rightarrow I_E = \frac{V_{EE} - V_{BE}}{R_E} = \frac{8 - 0.7}{1.5 \times 10^3} = 4.87mA$$

Let $I_C \approx I_E \approx 4.87mA$...

Applying KVL to Collector side loop,

$$V_{CC} = I_C R_C + V_{CB}$$

$$\Rightarrow V_{CB} = V_{CC} - I_C R_C = 18 - 4.87 \times 10^{-3} \times 1.2 \times 10^3$$

$$V_{CB} = 12.16V$$

Answe
 $I_E = \frac{-V_{BE}}{(-V_{EE}) / R_E}$

Q. A transistor has $\alpha = 0.9$. If $I_E = 10mA$, find B , H , I_C

$$\therefore I_C = I_E = 10mA$$

Answe $\alpha = 0.9$, $I_E = 10mA$, $B = \frac{\alpha}{I_E} = \frac{0.9}{10} = 9$

$$H = 1 + B = 10$$

$$I_C = \alpha I_E = 0.9 \times 10 \text{ mA} = 9 \text{ mA} //$$

$$I_B = I_E - I_C = 10 \times 10^{-3} - 9 \times 10^{-3} = 1 \text{ mA} //$$

- Q6 Calculate β_{dc} & β_{ac} for the transistor, if $I_C = 1 \text{ mA}$.
 $I_0 = 25 \text{ mA}$. Determine the new base current to give
 $I_C = 5 \text{ mA}$.

Given: $I_C = 1 \text{ mA}$, $I_0 = 25 \text{ mA}$,
 $\alpha_{dc} = ?$, $\beta_{dc} = ?$

$$I_0' = ?$$

$$I_C' = 5 \text{ mA}$$

Let us: $\beta_{dc} = \frac{I_C}{I_0} = \frac{1 \times 10^{-3}}{25 \times 10^{-6}}$

$$\boxed{\beta_{dc} = 40} //$$

Note: $\alpha_{dc} = \frac{\beta_{dc}}{1 + \beta_{dc}} = \frac{40}{1 + 40}$

$$\boxed{\alpha_{dc} = 0.975} //$$

We have

$$I_C' = \beta_{dc} I_0'$$

@

$$I_0' = \frac{I_C'}{\beta_{dc}}$$

$$= \frac{5 \times 10^{-3}}{40}$$

$$\boxed{I_0' = 0.125 \text{ mA}} //$$

Syllabus: BJT Biasing: DC load line & Bias Point, Base bias, voltage divider bias. Numerical examples as applicable

* Transistor biasing ② Biasing the transistor:

The process of applying external dc voltage to a transistor is called transistor biasing ② biasing the transistor

③

The process of applying external dc voltage to a transistor to operate it in the desired region is called transistor biasing

④

The process of applying external dc voltage to a transistor to establish the required dc current and voltages so that it operates in the appropriate region of the characteristic is called transistor biasing

⑤

The proper flow of zero signal collector current & the maintenance of proper collector-emitter voltage during the passage of signal is known as transistor biasing

Note:

① For transistor to be an amplifier: It must be operated in the active region of its characteristic (ie for CB configuration, base-emitter junction should be forward biased & collector-base junction should be reverse biased)

② For transistor to be a switch: It is operated in the cut-off region (open switch) and/or saturation-region (closed switch).

③ The circuit which provides transistor biasing is known as biasing circuit.

④ The basic conditions for faithful amplification (Conditions for Proper Biasing of a Transistor)

- ① Proper zero signal collector current.
- ② Minimum proper base-emitter voltage (V_{BE}) at any instant. ($0.3V$ for Ge & $0.7V$ for Si)
- ③ Minimum proper collector-emitter voltage (V_{CE}) at any instant. ($0.5V$ for Ge & $1V$ for Si)

⑤ Need for biasing:

- i To turn on the device
- ii To set a fixed level of current & fixed voltage drop across the transistor junctions.
- iii To operate transistor in the desired region (where it operates linearly & provides a constant voltage gain)

⑥ Inherent variations of transistor parameters:

In practice, the transistor parameters such as β , V_{BE} are not same for every transistor even of the same type. Ex: For BC147 (Silicon NPN transistor), β varies from 100 to 600 (for one transistor it may be 100 & for the other it may be 600).

The inherent variations of transistor parameter may change the operating point, resulting in unfaithful amplification. Therefore, the biasing network (circuit) is designed such that it should be able to work with all transistors of one type. In other words, the operating point should be independent of transistor parameters variations.

⑦ Stabilization:

The process of making operating point independent of temperature changes \oplus variations in transistor parameters is known as stabilization.

⑧ Need for Stabilization: \oplus Factors affecting stability of Q-point:

Stabilization of the operating point \ominus Q-point is necessary due to the following reasons:

① Temperature dependence of I_c :

- The collector leakage current (I_{C0}) is greatly influenced (especially in Ge transistor) by temperature changes.

② Inherent variations of transistor parameters:

The values of $\beta \& V_{BE}$ are not same for any two transistors even of the same type. Also V_{BE} decreases with increase in temperature.

③ Thermal runaway:

The self-destruction of an unstabilized transistor is known as thermal runaway.

The collector leakage current I_{C0} is strongly dependent on temperature.

Higher crystalline material purity, narrower & longer grains, indicate good quality.

④ Stability factor:

The rate of change of collector current (I_c) w.r.t the device saturation current ($I_{C0} \oplus I_0$) at constant $\beta \& I_0$ is called stability factor (S)

$$\text{ie } S = \frac{dI_c}{dI_{C0}} \text{ at constant } I_0 \& \beta \quad - (*)$$

K DC Load line and Bias Point:

DC Load line:

Defn: A straight line drawn on the transistor output characteristic is called DC load line for a transistor circuit. ⑤

The Load line is a graph of collector current (I_c) versus collector-emitter voltage (V_{CE}), for a given value of collector resistance (R_C) and a given supply voltage (V_{CC}) [For a common emitter circuit]

⑥

A straight line which shows all corresponding levels of I_c and V_{CE} that can exist in a particular circuit is called DC load line [For CE circuit]


Analytic:

Consider a NPN CE transistor as shown in fig ①

Here Supply voltage (V_{CC}) forward biases the base-emitter junction & reverse biases the collector-emitter junction.

Applying KVL to the collector circuit,

$$V_{CC} - I_c R_C - V_{CE} = 0 \quad \text{--- (1)}$$



Case(i): Let $I_c = 0$

Eqn(1) becomes,

$$V_{CE} = V_{CC} \quad \text{--- (2)}$$

Mark Point A at

$$A(V_{CE}, I_c) = A(V_{CC}, 0)$$

(Transistor in cut-off)

Case(ii): Let $V_{CE} = 0$

Eqn(1) becomes


$$I_c = \frac{V_{CC}}{R_C} \quad \text{--- (3)}$$

Fig(1): n-p-n CE transistor

Mark Point B at $B(V_{CE}, I_c) = B(0, \frac{V_{CC}}{R_C})$ (Saturation)

(5)

Now draw the Straight line through Points A & B
(DC load line)



Note:

Condition ①

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow I_C = \left(-\frac{1}{R_C} \right) V_{CE} + \left(\frac{V_{CC}}{R_C} \right) \quad \textcircled{④}$$

$$\frac{V_{CE}}{(V_{CC})} + \frac{I_C}{(V_{CC}/R_C)} = 1 \quad \textcircled{⑤}$$

Comparing ④ with $y = mx + c$,

We get

$$m = -\frac{1}{R_C} \quad (\text{Slope})$$

Comparing ⑤ with,

$$\frac{x}{a} + \frac{y}{b} = 1, \text{ we get}$$

$$a = V_{CC}, \quad b = V_{CC}/R_C$$

x-intercept (y-intercept)

DC bias Point ① Operating Point ② Quiescent Point ③
Q-Point ④ Silent Point

Defn: The point at which the dc load line intersects with the output characteristic of the transistor & it defines the dc conditions in the circuit is called dc bias Point.

⑤ The Point which identifies the transistor collector

Current & Collector-Emitter Voltage When there is no input signal at the base terminal is called dc bias Point. ①

A Point on the DC load line which represents the zero signal value of V_{CE} (V_{CEQ}) & I_C (I_{CQ}) in a transistor is called dc operating Point @ Q-Point.


Analytic:

Consider a n-p-n CE transistor as shown in fig ②

Step ①: Applying KVL to base loop.

$$V_{CC} - I_B R_B - V_{BE} = 0 \quad \text{--- ⑥}$$

$$\Rightarrow I_B = I_{CQ} = \frac{V_{CC} - V_{BE}}{R_B} \quad \text{--- ⑦}$$



Step ②:

$$\text{we have } I_c = I_{CQ} = \beta I_B \quad \text{--- ⑧}$$

Fig ③: n-p-n CE transistor

Step ③:

Applying KVL to collector loop.

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{CEQ} = V_{CC} - I_{CQ} R_C \quad \text{--- ⑨}$$

Step ④:

Now Mark Q-Point on Q (V_{CEQ}, I_{CQ})




Fig ④:

Note:

- ① Consider DC load line drawn on CE output characteristic as shown in fig ⑤

→ Here Q_1 is near cut-off region, Q_5 is near saturation region & Q_3 is in the middle of the active region.

→ Selection of Q-point depends on the application of the transistor.

- ② Variation of I_B , I_C & V_{CE} :

→ Here $A(V_{CE}, I_C) = A(20V, 0mA)$

$$B(V_{CE}, I_C) = B(0, 2mA)$$

→ Let us choose Q-point as shown in fig ⑦.

Now from fig ④,

$$I_0 = 20\text{mA}$$

$$I_C = 1\text{mA}$$

$$V_{CE} = V_{CC} - I_C R_C \\ = 20 - 1 \times 10^3 \times 10 \times 10^{-3}$$

$$V_{CE} = 10V$$

⇒ At $I_0 = 20\text{mA}$, Q ($10V, 1\text{mA}$)

→ When I_B is increased

from 20mA to 40mA ,

I_C increases from 1mA to 0.05mA to 1.95mA &

V_{CE} decreases from $10V$ to $0.5V$




Fig 5: CE output characteristic




Fig 6: CE n-p-n transistor




Fig 7.

→ When I_C is decreased from 20mA to 0

I_C decreases from 1mA to 0.05mA &

V_{CE} increases from 10V to 19.5V

∴ By varying input (V_i), I_B , I_C & V_{CE} can be varied

③ Selection of Q-Point: (For CE Configuration)

Based on the application of the transistor, it can be operated in any of the three regions such as

- ① Saturation ② Near Saturation region
- ③ Cut off region ④ Near Cut off region.
- ⑤ Active region ⑥ at the centre of the active region
- ⑦ at the centre of the load line.

Fig ⑧ shows the Input signal applied to base terminal.




Fig ⑧: Input signal

② Near Saturation region (Fig 9):

If Q-Point is located near the saturation region, the transistor is driven into saturation. Therefore the negative peak of the output voltage (positive peak of the output current) is clipped off. Here we get a distorted output.





Fig ⑨:


⑥ Near cut-off region (Fig 10)

If Q-point is located near the cut-off region, the transistor is driven into cut-off. Therefore the positive peak of the output voltage (negative peak of the output current) is clipped off. Here we get a distorted output.



⑦ At the centre of the active region (Fig 11)

If Q-point is located at the centre of the load line (active region), the transistor is driven into active region. Here we get an undistorted output.



Conclusion:

For a maximum undistorted output, the transistor should be driven into active region [Q-point must be located at the centre of the active region (loadline)]

Q.

- For large-signal amplification, Q-point must be at the centre of the load line (output voltage swing = ±10V)
- For small-signal amplification, Q-point need not to be at the centre of the dc load line (output voltage swing, not greater than ±1V)

⑤ Effect of Emitter Resistor:

Consider a circuit that has a resistor R_E as shown in fig(12)

Applying KVL to collector-emitter loop,

$$V_{CC} - V_{CE} - I_C R_E = 0 \quad (\because I_C \approx I_E) \quad (10)$$

Calc(i): Put $V_{CE} = 0$ Calc(ii): Put $I_C = 0$

$$I_C = \frac{V_{CC}}{R_E} \quad (11)$$

$$V_{CE} = V_{CC} \quad (12)$$

Mark at Point

$$A(V_E, I_C) = \left(0, \frac{V_{CC}}{R_E}\right)$$

Mark at Point

$$B(V_E, I_C) = (V_{CC}, 0)$$

Draw a straight line through

$$A\left(0, \frac{V_{CC}}{R_E}\right) \text{ & } B(V_{CC}, 0) \text{ to get}$$

dc load line (shown in fig 14)

Now consider a circuit that has collector & emitter resistors R_C & R_E as shown in fig 15.

Applying KVL to collector-emitter loop,

$$V_{CC} - I_C R_C - V_{CE} - I_C R_E = 0 \quad (\because I_C \approx I_E) \quad (13)$$

Calc(i): Put $V_{CE} = 0$

$$I_C = \frac{V_{CC}}{R_C + R_E} \quad (14)$$

Mark at Point

$$A\left(0, \frac{V_{CC}}{R_C + R_E}\right)$$


Calc(ii): Put $I_C = 0$

$$V_{CE} = V_{CC} \quad (15)$$

Mark at Point

$$B(V_{CC}, 0)$$

Draw a straight line through A & B to get dc load line (fig 15)



$$R_L(dC) = R_E$$

Fig 12

$$R_L(dC) = R_C + R_E$$

Fig 13




Fig 14:




Fig 15:

* Methods of transistor biasing:

The most commonly used methods for biasing the transistors are

- ① Base bias ② Fixed bias ③ Fixed Current bias ④ Base Resistor
- ② Emitter bias ③ Emitter feedback bias ④ Base bias with emitter feedback.
- ③ Collector-to-base bias ④ Collector feedback bias
- ④ Base bias with collector feedback.
- ④ Voltage-divider bias ④ Self bias ④ Universal bias ④ Emitter current bias.

① Base bias ② Fixed bias ③ Fixed Current bias ④ Base Resistor

The circuit in which the base current is a constant quantity determined by supply voltage V_{CC} & base resistor R_B (constant quantities) is called fixed bias

Fig 16 shows the base bias circuit.

Step ①:

APPLYING KVL to base-emitter circuit,

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B} \quad \text{--- (16)}$$

Step ②:

We have,

$$I_C = h_{FE} I_B \quad \text{--- (17)}$$




Fig 16: Base bias circuit

Step ③:

APPLYING KVL to collector-emitter circuit,

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_C \quad \text{--- (18)}$$

When V_{CC} , R_C , R_B & h_{FE} are known, the values of I_B , I_C & V_{CE} can be determined using (16), (17) & (18)

Note:

- ① Effect of $hFE(\text{Max}) \ll hFE(\text{Min})$: Voltage divider
When $hFE(\beta)$ is known, the circuit bias conditions (I_B , I_C & V_{CE}) can be determined exactly.

In practice the precise(exact) value of hFE is not known. Therefore the maximum & minimum values of current gain (hFE) can be obtained from the manufacturer's data sheet. Now $hFE(\text{Max}) \ll hFE(\text{Min})$ must be used to calculate the range of $I_C \ll V_{CE}$.

Q-point shifts from active region to saturation.

When hFE is increased

$\rightarrow I_{Cmax} = 2mA$, V_{CE}

Decreases with increase in hFE


\rightarrow Voltage Polarities

& current directions


are reversed compared to nPn transistor.

$\rightarrow E\Omega$ at ⑥, ⑦ & ⑧

are used to analyze the circuit.

② Bias bias using PNP transistor:

⑦



⑥

Fig ⑦: Bias bias using a PNP transistor

③ Design of base-bias circuit:

Finding the component values of biasing circuit is called design.

Bias circuit design can be done either in Mathematical approach ④ Characteristic approach.


Mathematical approach:

The values of V_{CC} , V_{CE} , V_{BE} , I_C (or I_B) & hFE will be given.

The design steps are as follows

Step 1: Calculate R_C using the relation

$$R_C = \frac{V_{CC} - V_{CE}}{I_C} \quad - (1)$$



(13)

Step 2: Calculate I_B (or I_C) using the relation,

$$I_B = \frac{I_C}{h_{FE}} \quad - (2) \quad I_C = h_{FE} I_B$$

Step 3: Calculate R_B using the relation.

$$R_B = \frac{V_{CC} - V_{BE}}{I_B} \quad - (3)$$

Fig(18): Base bias circuit

5) DC load line & Q-point of Base-bias

Consider the base bias circuit as shown in Fig(17)


APPLYING KVL to Collector-emitter loop.

$$V_{CC} - I_C R_C - V_{CE} = 0 \quad - (4)$$

Put $I_C = 0$ | Put $V_{CE} = 0$

$$V_{CE} = V_{CC} \quad - (5) \quad I_C = \frac{V_{CC}}{R_C} \quad - (6)$$

Point A ($V_{CC}, 0$) Point B ($0, \frac{V_{CC}}{R_C}$)



Fig(19): Base bias circuit


APPLYING KVL to base-emitter loop.

$$V_{CC} - I_B R_B - V_{BE} = 0 \quad - (7)$$

$$\Rightarrow I_B = I_{Ba} = \frac{V_{CC} - V_{BE}}{R_B} \quad - (8)$$

Here, $I_C = I_{Ca} = \beta I_B \quad - (9)$

From (8), $V_{CE} = V_{CEQ} = V_{CC} - I_{Ca} R_C \quad - (10)$



Fig(20):

⑤ Advantages, disadvantages & Application of Base bias

Advantages @ Merits

- ① A very less number of components are required.
- ② Operating point can be shifted easily anywhere in the active region by simply changing the base resistor (R_B)
- ③ There is no loading of the source by the biasing circuit since no resistor is employed across base-emitter junction

Disadvantages @ Demerits @ drawbacks

- ① Poor stabilization (Operating point is unstable)
- ② The stability factor is very high ($S = \beta + 1$), hence prone to thermal runaway.

APPLICATIONS @ USAGE

- ① Rarely used in linear circuits (ie the circuits which uses the transistor as a current source).
- ② It is often used in circuits where transistor is used as a switch.


3 Voltage - divider bias @ Self bias @ univirtual bias @ Emitter current bias:

Voltage divider bias is the most stable transistor bias circuit.

Circuit operation

→ A voltage divider bias circuit is shown in fig(2).

→ Resistors R_1 & R_2 divide the supply voltage V_{CC} & voltage drop across R_2 provides biased bias voltage ' V_B ' at the base.



Fig(2): Voltage - divider bias circuit

- The emitter resistor R_E provides Stabilization.
 → The total dc load in series with the transistor is $(R_C + R_E)$
 → Let the current I_2 is very much larger than I_B & V_B is assumed to be constant.

Methods of Analysis

- ① Approximate Method ② Analytic
- ② Exact ③ Accurate ④ Precise Method ⑤ Analytic

① Approximate Method : (Fig 21)

It is a direct method, Saver time & energy.

APPLYING KVL to Voltage-divider network,

$$V_{CC} - I_1 R_1 - I_2 R_2 = 0 \quad - (29)$$

$$\Rightarrow I_2 = \frac{V_{CC}}{R_1 + R_2} \quad - (30) \quad \begin{bmatrix} \text{Since } I_1 = I_B + I_2 \\ \Rightarrow I_1 \approx I_2 \quad (\because I_2 \gg I_B) \end{bmatrix} \quad - (31)$$

Voltage across R_2

$$V_B = I_2 R_2 \quad - (32)$$

$$V_B = \frac{V_{CC}}{R_1 + R_2} R_2 \quad - (33) \quad [\text{using (30) in (32)}]$$

$$\text{We have, } V_C = V_{BE} + V_E \quad - (34)$$

$$\Rightarrow V_E = V_B - V_{BE} \quad - (35)$$

$$\text{Emitter current, } I_E = \frac{V_E}{R_E} \quad - (36) \quad [\text{using (35) in (36)}]$$

$$I_E = \frac{V_B - V_{BE}}{R_E} \quad - (37)$$

APPLYING KVL to Collector loop,

$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_C (R_C + R_E) \quad - (38) \quad [\because I_E \approx I_C]$$

Collector Voltage,

$$V_C = V_{CC} - I_C R_C \quad \text{or} \quad V_{CE} + V_E \quad - (39)$$

With $I_C \propto I_E$ constant, the V_{CE} remains constant.
 Q-point is independent of h_{FE} ($\because h_{FE}$ is not involved
 in any of the above equations)


② Exact ③ Accurate ④ Precise Method:

It can be applied to any voltage divider circuit.

The voltage-divider network is replaced by its
 Thevenin equivalent circuit.

Consider the voltage divider bias circuit as shown in


Fig(22).



Fig(22): Simplification of voltage divider bias circuit

Now consider the voltage divider network as shown in

Fig(23)



Fig(23): Voltage divider network

Fig(24): Thevenin equivalent circuit


The Thevenin equivalent circuit of Voltage divider network is shown in Fig(24).

V_T : Thevenin's voltage:

V_T is the voltage across B-E terminals. \Rightarrow Voltage across R_2 .

From Voltage divider rule.

$$V_T = \frac{V_{CC} R_2}{R_1 + R_2} \quad - (H)$$




Fig(25):

R_T : Thevenin's resistance:

R_T is the resistance seen between the terminals B-G. (By shorting the voltage source V_{CC})

$$\therefore R_T = \frac{R_1 R_2}{R_1 + R_2} \quad - (H)$$



$$I_L = I_E + I_C$$

$$\therefore h_{FE} = \frac{I_C}{I_B}$$

Fig(26):

Now replace the voltage divider network with its Thevenin equivalent circuit (between B & G) as shown in Fig(27).

Applying KVL to base-emitter loop,

$$V_T - I_B R_T - V_{BE} - I_E R_E = 0$$


$$\Rightarrow V_T - V_{BE} = I_B R_T + I_E R_E$$

$$\Rightarrow V_T - V_{BE} = I_B R_T + (I_B + I_C) R_E$$

$$\Rightarrow V_T - V_{BE} = I_B R_T + (I_B + h_{FE} I_B) R_E$$

$$\Rightarrow V_T - V_{BE} = I_B [R_T + R_E (1 + h_{FE})] \quad - (H)$$

$$\Rightarrow I_B = \frac{V_T - V_{BE}}{R_T + R_E (1 + h_{FE})} \quad - (H)$$



Fig(27): Voltage divider bias circuit with Thevenin equivalent circuit

$$\text{Now } I_c = h_{FE} I_B \quad -\text{(3)}$$

APPLYING KVL to Collector - Emitter loop,

$$V_{CC} - I_c R_C - V_{CE} - I_E R_E = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_c R_C - I_E R_E \quad -\text{(4)}$$

Emitter Voltage,

$$V_E = I_E R_E \quad -\text{(5)}$$

Collector Voltage,

$$V_C = V_{CE} + V_E @ V_{CC} - I_c R_C \quad -\text{(6)}$$

Bias Voltage,

$$V_B = V_{BE} + V_E \quad -\text{(7)}$$

Q-Point is independent of h_{FE} (though h_{FE} is used in the above equations)


Note:

- ① Q-Point @ operating point is almost independent of h_{FE} (β) variation. So Voltage divider bias is the most stable transistor bias circuit. (See numerical 15 & 16)

② Voltage divider bias using PNP transistor:

→ Voltage polarities V_B & current directions are reversed compared to NPN transistor.

→ A PNP transistor voltage divider bias circuit is analyzed in exactly the same way as an NPN transistor voltage divider bias circuit.



Fig(28): PNP transistor voltage divider bias circuit

- ③ The stability of a system (transistor circuit) is a measure of sensitivity of a network to variations in its parameters.

In any transistor amplification, I_C is sensitive to the following parameters.

B: Increases with increase in temperature.

V_{BE} : Decreases about $7.5 \text{ mV}/^{\circ}\text{C}$ increase in temp.

I_{C0} (Reverse Saturation Current): Doubles for every 10°C increase in temperature.

(2) Design of voltage-divider bias circuit: (Finding R_1, R_2)

The values of V_{CC} , V_{CE} , V_{BE} , I_C & β will be given.

The design steps are as follows:

Step 1: Let $I_2 = \frac{I_C}{10}$ (As a thumb rule) - (48)

Step 2: Let $V_E \gg V_{BE}$ (If V_E is not given) - (49)

Choose V_E in $3\text{V}-5\text{V}$ range (3V when V_{CC} is low (9V))
 5V regardless of Voltage

Step 3: Calculate R_E using the relation,

$$R_E = \frac{V_E}{I_C} \quad (\because I_C \approx I_E) \quad - (50)$$

Step 4: Calculate R_2 using the relation


$$R_2 = \frac{V_B}{I_2} \quad \text{where, } V_B = V_{BE} + V_E \quad - (52)$$

Step 5: Calculate R_1 using the relation,

$$R_1 = \frac{V_{CC} - V_B}{I_2} \quad - (53)$$

Step 6: Calculate R_C using the relation,

$$R_C = \frac{V_{CC} - V_{CE} - V_E}{I_C} \quad - (54)$$



Fig(29): Voltage-divider bias circuit

⑤ DC load line & Q-Point of Voltage-divider bias

\Rightarrow Consider the Voltage-divider bias circuit as shown in fig(30)

Applying KVL to collector-emitter loop,

$$V_{CC} - V_{CE} - I_C R_C - I_E R_E = 0$$

$$\Rightarrow V_{CC} - V_{CE} - I_C (R_C + R_E) = 0 \quad (\because I_C \approx I_E) \quad (55)$$

Put $I_C = 0$

$$V_{CE} = V_{CC} \quad (56)$$

Point A($V_{CC}, 0$)

Put $V_{CE} = 0$

$$I_C = \frac{V_{CC}}{R_C + R_E} \quad (57)$$

$$\text{Point B}\left(0, \frac{V_{CC}}{R_C + R_E}\right)$$


\Rightarrow We have

$$I_E = \frac{V_B - V_{BE}}{R_E} \quad \text{where,}$$


$$V_B = \frac{V_{CC}}{R_1 + R_2}$$

$$\therefore I_C = I_{CQ} \approx I_E \quad (58)$$

$$\therefore V_{CE} = V_{CEQ} = V_{CC} - I_C (R_C + R_E) \quad (59)$$



Fig(30): Voltage-divider bias circuit



Fig(31)

⑥ Which value of B to be used?

(a) Distinct B_{min} & B_{max} given

Solve using B_{min} & B_{max} separately

(b) Range of B given ($B_{min} - B_{max}$)

$B_m @$ geometric average of the two values & should be used.

$$B = \sqrt{B_{min} \times B_{max}}$$

⑦ Why Si is preferred over Ge?

Main reasons

(a) Smaller I_{CBO} : Si: 0.01mA to 1mA (At 25°C)
Ge: 2 to 15mA

(b) Smaller variation of I_{CBO} with temperature:

For Si: I_{CBO} approximately double with each 12°C rise

For Ge: I_{CBO} approximately double with each 8 to 10°C rise.

④ Greater Working temperature:

For Si: Normal working temperature upto 150°C

For Ge: Normal working temperature upto 70°C

⑤ Higher PIV rating:

Si: PIV rating around 1000V

Ge: PIV rating around 400V

[One drawback of Si as compared to Ge is Potential barrier of Si diode is 0.7V which is more than that of Ge diode (0.3V)]

⑥ Advantages, disadvantages & Applications of Voltage-divider bias

Advantages @ Merits:

① Operating Point (Q-point) is almost independent of β (h_{FE}) variation.

② The Stability factor is the smallest possible value, ($S \approx 1$) hence leads to the maximum possible thermal stability. ③ Operating point stabilized against shift in temperature.

Disadvantages @ Demerits @ drawbacks

① It is complex, since it requires more components than other biasing circuits.

② If R_E is of large value, high V_{CE} is necessary. This increases cost as well.

③ The negative feedback caused by R_E , reduces the

gain of the amplifier.

Applications @ Usage

① Used to bias linear amplifier

② Composition of Biasing Circuits

SL no.	Parameter	Bare bias	Voltage divider bias
1	Circuit		
2	Stability	Poor	Excellent
3	Bias Conditions	UnPredictable	More Predictable
4	Feedback	Not present	Negative feedback
5	Components (circuit complexity)	Less	More
6	Stability Factor (S)	$S = 1 + \beta / (1 + h_{FE})$	$S = \frac{1 + \beta}{1 + \beta \left(\frac{R_E}{R_E + R_{TH}} \right)} \approx 1$ <p>Where $R_{TH} = \frac{R_1 R_2}{R_1 + R_2}$</p>
7	$V_{CE(\min)}$	1.8V	9.4V
8	$V_{CE(\max)}$	13.75V	10.4V
9	I_C	$= \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right)$	$= \frac{V_{CC} R_2}{R_1 + R_2} - V_{BE}$

10	V_{CE}	$= V_{CC} - I_C R_C$	$= V_{CC} - I_C (R_C + R_E)$
11	DC Load line	A Straight line from A($V_{CC}, 0$) to B($0, \frac{V_{CC}}{R_C}$)	Straight line from A($V_{CC}, 0$) to B($0, \frac{V_{CC}}{R_C + R_E}$)
12	Q-Point	$Q(V_{CEO}, I_{CO})$ $V_{CEO} = V_{CC} - I_{CO} R_C$ $I_{CO} = \left(\frac{V_{CC} - V_{BE}}{R_B} \right) \beta$	$Q(V_{CEO}, I_{CO})$ $V_{CEO} = V_{CC} - I_C (R_C + R_E)$ $I_{CO} = \frac{V_{CC} R_2}{R_1 + R_2} - \frac{V_{BE}}{R_E}$
13	Applications:-	Used in switching circuits	Used in linear amplifiers

① Draw the dc load line for the circuit shown in Fig 1⑧

Given circuit is redrawn below.





Fig 1⑨

Applying KVL to collector-emitter loop.

$$V_{CC} - I_C R_C - V_{CE} = 0$$

Put $I_C = 0$

$$V_{CE} = V_{CC} = 20V$$

Mark on Point

$$A(V_{CE}, I_C) = A(20, 0)$$

Put $V_{CE} = 0$


$$I_C = \frac{V_{CC}}{R_C} = \frac{20}{10 \times 10^3}$$

$$I_C = 2mA$$

Mark on Point

$$B(V_{CE}, I_C) = B(0, 2 \times 10^{-3})$$

Draw a straight line through $A(20, 0)$ & $B(0, 2 \times 10^{-3})$ to get load line



② The transistor circuit in Fig 2⑩ has the collector characteristic shown in Fig 2⑪. Determine the circuit Q-point & estimate the maximum symmetrical output voltage swing.




Fig 2⑩




Fig 2⑪

③ Applying KVL to collector-emitter loop,

$$V_{CC} - I_C R_C - V_{CE} = 0$$

Put $I_C = 0$

$$V_{CE} = V_{CC} = 18V$$

Point A(18, 0)

Put $V_{CE} = 0$


$$I_C = \frac{V_{CC}}{R_E} = \frac{18}{2.2 \times 10^3}$$

$$I_C = 8.18 \text{ mA}$$

$$\text{Point B}(0, 8.18 \times 10^{-3})$$

Draw the dc load line through points A & B on the given output characteristic [fig 2@].

The intersection of the dc load line & $I_C = 10 \text{ mA}$ characteristic is Q-Point as shown in fig 2@.



The dc bias conditions are



$$I_C \approx 10 \text{ mA} \quad \& \quad V_{CE} \approx 9V$$

∴ Maximum Symmetrical Output Voltage using it,

$$\Delta V_{CE} \approx \pm 9V //$$

③

The base bias circuit is shown in fig 3@. Determine I_B , I_C & V_{CE} .



APPLYING KVL to base-emitter circuit,

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{18 - 0.7}{470 \times 10^3} = 36.8 \text{ mA}$$

$V_{BE} = 0.3V$ for Ge
 $V_{BE} = 0.7V$ for Si
 If V_{BE} not given take $V_{BE} = 0.7V$

We have, $I_C = h_{FE} I_B = 100 \times 36.8 \times 10^{-6} = 3.68 \text{ mA}$

Applying KVL to collector-emitter loop,

$$V_{CE} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_C = 18 - 3.68 \times 10^{-3} \times 2.2 \times 10^3$$

$$V_{CE} = 9.904 \text{ V}$$

For the circuit shown in Fig 4(a), draw DC load line & mark the Q-point.

Assume $\beta = 100$ & neglect V_{BE} .





Fig 4(a)

Ref: DC load line



Step 1: Applying KVL to collector loop.

$$V_{CC} - I_C R_C - V_{CE} = 0$$

Step 2: Put $I_C = 0$, $V_{CE} = V_{CC} = 20 \text{ V}$

Mark on Point A ($V_{CE}, 0$) = A ($20, 0$)

Step 3: Put $V_{CE} = 0$, $I_C = \frac{V_{CC}}{R_C} = \frac{20}{4.7 \times 10^3} = 4.25 \text{ mA}$

Mark on Point B ($I_C, 0$) = B ($4.25 \times 10^{-3}, 0$)

Step 4: Draw a straight line through Points A & B, as shown in Fig 4(b).

Q-Point

Step 1: Applying KVL to base-emitter loop.

$$V_{CC} - I_B R_B - V_{BE} = 0 \quad (\text{Given } V_{BE} = 0)$$

$$\Rightarrow I_B = \frac{V_{CC}}{R_B} = \frac{20}{1 \times 10^6} = 20 \text{ nA}$$

We have,

$$I_C = \beta I_B = 100 \times 20 \times 10^{-6} = 2 \text{ mA}$$

Step 2: KVL to collector-emitter loop.




Fig 4(b)

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow V_{CEQ} = V_{CE} = V_{CC} - I_C R_C = 20 - 2 \times 10^3 \times 4.7 \times 10^{-3} = \underline{\underline{10.6V}}$$

Mark on point Q(10.6, 2×10^{-3}) [shown in fig 4(b)]

- ⑤ Calculate the value of R_E that will saturate the base bias transistor circuit. Given $h_{FE} = 200$, $V_{CE} = 0.3V$
 $R_C = 2.2k\Omega$, $V_{CC} = 10V$

sol: The base-bias circuit is shown in fig. 5

Applying KVL to collector-emitter loop.

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow I_C = \frac{V_{CC} - V_{CE}}{R_C} = \frac{10 - 0.3}{2.2 \times 10^3} = \underline{\underline{4.409mA}}$$

we have,

$$I_C = h_{FE} I_B$$

$$\Rightarrow I_B = \frac{I_C}{h_{FE}} = \frac{4.409 \times 10^{-3}}{200}$$


$$I_B = 22.04mA$$

Applying KVL to base-emitter loop.

$$V_{CC} - I_B R_B - V_{BE} = 0 \quad (\text{assuming } V_{BE} = 0.7V)$$

$$\Rightarrow R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{10 - 0.7}{22.04 \times 10^{-3}} = \underline{\underline{421.96k\Omega}}$$

- ⑥ Calculate the maximum & minimum levels of I_C & V_{CE} for the base bias circuit shown in fig. 6 when $h_{FE(MM)} = 50$ & $h_{FE(\max)} = 200$.



sol: KVL to base loop.

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{18 - 0.7}{1.7 \times 10^3} = \underline{\underline{10.17mA}} \quad (\text{assuming } V_{BE} = 0.7V)$$

Fig 6

For $h_{FE(\min)}$

$$I_C = h_{FE(\min)} I_B$$

$$= 50 \times 36.8 \times 10^{-6}$$

$$I_C = 1.84 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$= 18 - 1.84 \times 10^{-3} \times 2.2 \times 10^3$$

$$= 13.95 \text{ V}$$

For $h_{FE(\max)}$

$$I_C = h_{FE(\max)} I_B$$


$$= 200 \times 36.8 \times 10^{-6}$$

$$= 7.36 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$= 18 - 7.36 \times 10^{-3} \times 2.2 \times 10^3$$

$$= 1.8 \text{ V}$$



Conclusion: • From the above characteristics, the Q-point changes when $\beta(h_{FE})$ changes.

- Q-Point shifts towards Saturation region (from active region) when h_{FE} is increased from 100 to 200
- Q-Point shifts towards Cut-off region (from active region) when h_{FE} is decreased from 100 to 50.

- 3) Determine the following for the biased-biased configuration of bias. (a) Cut-off Voltage
 (b) I_{CB} & I_{CA} (d) Stability factor
 (e) V_{CEO} (f) V_{BE} . (g) Saturation level




Fig 7

(a) Neglect Capacitors.

Applying KVL to base-emitter loop,

$$V_{cc} - I_B R_B - V_{BE} = 0$$

$$\Rightarrow I_B = I_{BQ} = \frac{V_{cc} - V_{BE}}{R_B}$$

$$\Rightarrow I_{BQ} = \frac{12 - 0.7}{2.2 \times 10^3}$$

$$I_{BQ} = 4.708 \text{ mA}$$

We have,

$$I_{CQ} = \beta I_{BQ} \\ = 50 \times 4.708 \times 10^{-3}$$

$$I_{CQ} = 2.35 \text{ mA}$$

$$(b) V_{BC} = V_B - V_C = 0.7 - 6.83 = -6.13 \text{ V}$$

c) Saturation Level d) Saturation Current.

$$I_{CSat} = \frac{V_{cc}}{R_C} = \frac{12}{2.2 \times 10^3} = 5.45 \text{ mA}$$

e) Stability factor

$$S = 1 + \beta = 51$$

$$(e) V_{CE(Cut-off)} = V_{cc} = 12 \text{ V}$$

D) Fig 8 shows biasing with base resistor method.

i) Determine I_C & V_{CE} , Neglect small base-emitter voltage. Given $\beta = 50$

ii) If R_B is changed to $50 \text{ k}\Omega$, find the new operating point.

e)

Applying KVL to base loop,

$$V_{BB} - I_B R_B - V_{BE} = 0 \quad \text{--- (1)}$$

$$\Rightarrow I_B = I_{BQ} = \frac{V_{BB}}{R_B} = \frac{2}{100 \times 10^3} = 20 \text{ mA} \quad (\text{Given } V_{BE} = 0)$$

$$\text{Now } I_C = \beta I_B = 50 \times 20 \times 10^{-3} = 1 \text{ mA}$$

Applying KVL to collector loop,

f) KVL to collector-emitter loop

$$V_{cc} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{cc} - I_C R_C$$

$$V_{CEQ} = V_{CE} = \frac{12 - 2.35 \times 10^3 \times 2.2 \times 10^3}{2.2 \times 10^3}$$

$$V_{CEQ} = 6.83 \text{ V}$$

$$V_B = V_{BE} = 0.7 \text{ V}$$

$$V_C = V_{CE} = 6.83 \text{ V}$$




Fig 8

$$V_{CC} - I_C R_C - V_{CE} = 0 \quad \text{--- (2)}$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_C = 9 - 1 \times 10^{-3} \times 2 \times 10^3 = \underline{\underline{7V}}$$

(ii) From (1), $I_A = \frac{V_{CC}}{R_A} = \frac{9}{50 \times 10^3} = 40 \text{ mA}$

Now, $I_C = \beta I_A = 50 \times 40 \times 10^{-3} = 2 \text{ mA}$.

$$V_{CE} = V_{CC} - I_C R_C = 9 - 2 \times 10^{-3} \times 2 \times 10^3 = \underline{\underline{5V}}$$

\therefore New operating point is $(5V, 2\text{mA})$

③ Design base transistor bias circuit for $V_{CE} = 8V$ & $I_C = 2\text{mA}$.


Given $V_{CC} = 15V$, $\beta = 100$ (Si transistor), $V_{BE} = 0.6V$. Also calculate the load resistance.

Given $V_{CE} = 8V$, $I_C = 2\text{mA}$, $V_{CC} = 15V$, $\beta = 100$, $V_{BE} = 0.6V$

Let's have $R_C = \frac{V_{CC} - V_{CE}}{I_C} = \frac{15 - 8}{2 \times 10^{-3}} = \underline{\underline{3.5k\Omega}}$ (Load resistance)

$\therefore R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{15 - 0.6}{0.02 \times 10^{-3}} = \underline{\underline{720k\Omega}}$

Fig ④ shows base transistor bias circuit.



④ A base bias circuit in Fig ④ is subjected to an increase in temperature from 25°C to 75°C . If $\beta = 100$ at 25°C & 150 at 75°C , determine the percentage change in Q-point values over this temperature range. Neglect change in V_{BE} & the effects of leakage current.




Fig ⑤

Ques: At 25°C

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12 - 0.7}{100 \times 10^3} = 0.113 \text{ mA}$$

$$I_C = \beta I_B = 100 \times 0.113 \times 10^{-3} = 11.3 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C = 12 - 11.3 \times 10^{-3} \times 560$$

$$V_{CE} = 5.67 \text{ V}$$

At 75°C

$$I_B = \frac{12 - 0.7}{100 \times 10^3} = 0.113 \text{ mA}$$

$$I_C = \beta I_B = 150 \times 0.113 \times 10^{-3}$$

$$I_C = 17 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$= 12 - 17 \times 10^{-3} \times 560$$

$$= 2.48 \text{ V}$$

%age Change in I_C is,

$$\begin{aligned}\Delta I_C (\%) &= \frac{I_C (75^\circ\text{C}) - I_C (25^\circ\text{C})}{I_C (25^\circ\text{C})} \times 100 \\ &= \frac{17 \times 10^{-3} - 11.3 \times 10^{-3}}{11.3 \times 10^{-3}} \times 100 \\ &= 50\% \text{ (Increase)} \quad \left(I_C \text{ changes by the same percentage as } \beta \right)\end{aligned}$$

%age change in V_{CE} is,

$$\begin{aligned}\Delta V_{CE} (\%) &= \frac{V_{CE} (75^\circ\text{C}) - V_{CE} (25^\circ\text{C})}{V_{CE} (25^\circ\text{C})} \times 100 \\ &= \frac{2.48 - 5.67}{5.67} \times 100 \\ &= -56.3\% \text{ (Decrease)}\end{aligned}$$

Comment: Q-point is extremely dependent on β . Therefore, base bias circuit is very unstable.

- III) Fig (II) shows the characteristics determine V_{CC} , R_C & R_B . (Base bias circuit)




Fig (II)

Q1: From the dc load line (fign), $V_{CC} = 20V$

$$I_C = \frac{V_{CC}}{R_C} @ R_C = \frac{V_{CC}}{I_C}$$

$$R_C = \frac{20}{8 \times 10^{-3}}$$

We have, $I_B = \frac{V_{CC} - V_{BE}}{R_B}$

$$R_C = 2.5k\Omega$$

 (UIC $R_C = 2.4k\Omega$ Standard Value)

$$\Rightarrow R_B = \frac{20 - 0.7}{40 \times 10^{-3}} \quad (\text{From the characteristic,})$$

$$I_B = 40mA$$

$$R_C = 48.25k\Omega \quad (\text{UIC } R_C = 47k\Omega \text{ standard value})$$

- Q2 A base bias circuit has $V_{CC} = 20V$, $R_B = 400k\Omega$, $R_C = 2.2k\Omega$, $V_{CE} = 2V$. calculate β . Determine the new V_{CE} when a new transistor with $\beta = 100$ is used.

Given $V_{CC} = 20V$, $R_B = 400k\Omega$, $R_C = 2.2k\Omega$, $V_{CE} = 2V$, $\beta = ?$

We have,

$$I_C = \frac{V_{CC} - V_{CE}}{R_C} = \frac{20 - 2}{2.2 \times 10^3} = 8.181mA$$

$$I_C = \frac{V_{CC} - V_{BE}}{R_B} = \frac{20 - 0.7}{400 \times 10^3} = 48.25mA$$

$$\text{Now, } \beta (\text{h}_F) = \frac{I_C}{I_B} = \frac{8.181 \times 10^{-3}}{48.25 \times 10^{-6}} = 169.55//$$

Now $V_{CE} = ?$, $\beta = 100$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{20 - 0.7}{400 \times 10^3} = 48.25mA$$

$$I_C = \beta I_B = 100 \times 48.25 \times 10^{-3} = 4.825mA$$

$$V_{CE} = V_{CC} - I_C R_C = 20 - 4.825 \times 10^{-3} \times 2.2 \times 10^3$$

$$V_{CE} = 9.385V$$

③ Analyze the voltage-divider bias circuit shown in fig ③ to determine the emitter voltage, collector voltage, & collector-emitter voltage.

④ Accurately analyze fig ③ to determine I_C , V_E , V_C & V_{CE} when $h_{FE} = 100$




Fig ③

Ans: We have $V_B = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{18 \times 12 \times 10^3}{33 \times 10^3 + 12 \times 10^3} = 4.8V$

$$V_E = V_B - V_{BE} = 4.8 - 0.7 = 4.1V$$

$$I_E = \frac{V_B - V_{BE}}{R_E} = \frac{4.8 - 0.7}{1 \times 10^3} = 4.1mA //, I_C \approx I_E = 4.1mA$$

$$V_C = V_{CC} - I_C R_C = 18 - 4.1 \times 10^{-3} \times 1.2 \times 10^3 = 13.1V$$

$$V_{CE} = V_C - V_E = 13.1 - 4.1 = 9V$$

④ We have $V_T = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{18 \times 12 \times 10^3}{33 \times 10^3 + 12 \times 10^3} = 4.8V$

$$R_T = R_1 || R_2 = 33 \times 10^3 || 12 \times 10^3 = 8.8k\Omega$$

$$I_B = \frac{V_T - V_{BE}}{R_T + R_E (1 + h_{FE})} = \frac{4.8 - 0.7}{8.8 \times 10^3 + 1 \times 10^3 (1 + 100)} = 37.3mA //$$

$$I_C = h_{FE} I_B = 100 \times 37.3 \times 10^{-3} = 3.73mA //$$

$$I_E = I_B + I_C = 37.3 \times 10^{-3} + 3.73 \times 10^{-3} = 3.77mA //$$

$$V_E = I_E R_E = 3.77 \times 10^{-3} \times 1 \times 10^3 = 3.77V //$$

$$V_C = V_{CC} - I_C R_C = 18 - 3.73 \times 10^{-3} \times 1.2 \times 10^3 = 13.52V$$

$$V_{CE} = V_C - V_E = 13.52 - 3.77 = 9.75V$$

Q-point if Q(V_{CE}, I_C) = Q(9.75, 3.73 × 10⁻³)

- Q14) (a) Accurately analyze the voltage-divider bias circuit shown in fig 14 for $h_{FE}(\min) = 50$

- (b) Repeat part (a) for $h_{FE}(\max) = 200$




Fig 14

(a) DC bias $V_T = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{18 \times 12 \times 10^3}{33 \times 10^3 + 12 \times 10^3} = 4.8V$

$$R_T = R_1 \parallel R_2 = \frac{R_1 R_2}{R_1 + R_2} = \frac{33 \times 10^3 \times 12 \times 10^3}{33 \times 10^3 + 12 \times 10^3} = 8.8 \text{ k}\Omega$$

$$I_B = \frac{V_T - V_{BE}}{R_T + R_E(1+h_{FE})} = \frac{4.8 - 0.7}{8.8 \times 10^3 + 1 \times 10^3 (1+50)} = 68.6 \text{ mA}$$

$$I_C = h_{FE} I_B = 50 \times 68.6 \times 10^{-3} = 3.43 \text{ mA} //$$

$$I_E = I_B + I_C = 68.6 \times 10^{-3} + 3.43 \times 10^{-2} = 3.5 \text{ mA} //$$

$$V_E = I_E R_E = 3.5 \times 10^{-3} \times 1 \times 10^3 = 3.5V //$$

$$V_C = V_{CC} - I_C R_C = 18 - 3.43 \times 10^{-2} \times 1.2 \times 10^3 = 13.9V$$

$$V_{CE} = V_C - V_E = 13.9 - 3.5 = 10.4V //$$

$$\text{Q-point } Q(V_{CE}, I_C) = Q(10.4, 3.43 \times 10^{-3})$$

- (b) We have,

$$V_T = 4.8V, R_T = 8.8 \text{ k}\Omega$$

$$I_B = \frac{V_T - V_{BE}}{R_T + R_E(1+h_{FE})} = \frac{4.8 - 0.7}{8.8 \times 10^3 + 1 \times 10^3 (1+200)} = 19.5 \text{ mA}$$

$$I_C = h_{FE} I_B = 200 \times 19.5 \times 10^{-3} = 3.9 \text{ mA} //$$


$$I_E = I_C + I_E = 1.95 \times 10^{-6} + 3.9 \times 10^{-3} = 3.92 \text{ mA}$$

$$V_E = I_E R_E = 3.92 \times 10^{-3} \times 1 \times 10^3 = 3.92 \text{ V}$$

$$V_C = V_{CC} - I_C R_C = 18 - 3.9 \times 10^{-3} \times 1.2 \times 10^3 = 13.3 \text{ V}$$

$$V_{CE} = V_C - V_E = 13.3 - 3.92 = 9.4 \text{ V}$$

Q-Point, Q(V_{CE}, I_C) = Q(9.4, 3.9 × 10⁻³)



Conclusion: From the above characteristics, the circuit (Voltage divider bias) is insensitive to the change in β .

(ii) Q-point is most insensitive to change in β .

∴ Voltage-divider bias circuit is most stable bias circuit

- 15) For the fig 15), draw the dc load line & determine the operating point. Assume Si transistor.


Ans: DC load line

Redraw the given circuit

Applying KVL to collector-emitter loop,

$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

$$\Rightarrow V_{CC} - V_{CE} - I_C(R_C + R_E) = 0 \quad \text{(1)} \\ (\because I_E \approx I_C)$$



① Put $I_c = 0$ in ①

$$V_{CE} = V_{CC} = 15V$$

Mark at Point A (V_{CE}, I_c) = A(15, 0)

② Put $V_{CE} = 0$ in ①

$$I_c = \frac{V_{CC}}{R_C + R_E} = \frac{15}{1 \times 10^3 + 2 \times 10^3} = 5mA$$

Mark at Point B (V_{CE}, I_c) = B(0, 5 $\times 10^{-3}$)

DRAW a straight through A(15, 0) & B(0, 5 $\times 10^{-3}$) to get dc load line as shown in fig 15@

Operating Point (Q-Point)

V_T across R_2 ,

$$\begin{aligned} V_B &= \frac{V_{CC} - R_2}{R_1 + R_2} \\ &= \frac{15 - 5 \times 10^3}{10 \times 10^3 + 5 \times 10^3} \\ &= 5V \end{aligned}$$

Emitter current,

$$I_E = \frac{V_B - V_{BE}}{R_E} = \frac{5 - 0.7}{2 \times 10^3} = 2.15mA$$

Collector current.

$$(I_{CQ}) I_c \approx I_E = 2.15mA$$


Collector-Emitter Voltage,

$$\begin{aligned} (V_{CEQ}) V_{CE} &= V_{CC} - I_c(R_C + R_E) \\ &= 15 - 2.15 \times 10^{-3} (1 \times 10^3 + 2 \times 10^3) \\ &= 8.55V \end{aligned}$$

∴ Q-Point is Q(V_{CEQ}, I_{CQ}) = Q(8.55, 2.15 $\times 10^{-3}$)

Mark operating point at Q(8.55, 2.15 $\times 10^{-3}$)

- ③ A potential divider bias circuit has $R_1 = 50k\Omega$, $R_2 = 10k\Omega$, $R_E = 1k\Omega$, $I_B = 12V$, find ④ Stability factor. ($B = 100$)
 ⑤ the value of I_C , given $V_{BE} = 0.1V$. ⑥ Saturation current ($R_C = 1.2k\Omega$)
 ⑦ I_C , given $V_{BE} = 0.3V$ ⑧ comment on the result.



d) Given $R_1 = 50 \times 10^3 \Omega$, $R_2 = 10 \times 10^3 \Omega$, $R_E = 1 \times 10^3 \Omega$; $V_{CC} = 12V$.

$$\textcircled{a} \quad V_B = \frac{V_{CC}}{R_1 + R_2} = \frac{12}{50 \times 10^3 + 10 \times 10^3} = 2V$$

$$\text{Collector current, } I_C = \frac{V_B - V_{BE}}{R_E} = \frac{2 - 0.1}{1 \times 10^3} = 1.9 \text{ mA} //$$

$$\textcircled{b} \quad V_B = 2V$$

$$I_C = \frac{V_B - V_{BE}}{R_E} = \frac{2 - 0.3}{1 \times 10^3} = 1.7 \text{ mA} //$$

\textcircled{c} \quad V_{BE} \text{ varies by } 200\%. \text{ The value of } I_C \text{ changes by nearly } 10\%. \text{ In Voltage-divider bias circuit, } I_C \text{ is almost independent of transistor parameter variations.}

$$\textcircled{d} \quad S = \frac{1 + \beta}{1 + \beta \left(\frac{R_E}{R_E + R_{TH}} \right)} = \frac{1 + 100}{1 + 100 \left(\frac{1 \times 10^3}{1 \times 10^3 + 8.33 \times 10^3} \right)}$$

$P_{TH} = \frac{R_1 R_2}{R_1 + R_2}$
 $= \frac{50 \times 10^3}{(50 + 10) \times 10^3}$
 $P_{TH} = 8.33 \text{ k}\Omega$

$S = 8.6 //$

$$\textcircled{e} \quad I_{CSD} = \frac{V_{CC}}{P_{TH} R_E} = \frac{12}{1.2 \times 10^3 + 1 \times 10^3} = 5.45 \text{ mA}$$

\textcircled{f} \quad \text{Determine the dc bias voltage } V_{CE} \text{ & the current } I_C \text{ for the Voltage-divider circuit of fig 17}

\textcircled{g} \quad \text{Repeat the analysis of fig 17 using the approximate technique & compare solutions for } I_C \text{ & } V_{CE}.




Fig 17

$$\text{Q1: } \textcircled{a} V_T = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{22(3.9 \times 10^3)}{39 \times 10^3 + 3.9 \times 10^3} = \underline{\underline{2V}}$$

$$R_T = \frac{R_1 R_2}{R_1 + R_2} = \frac{39 \times 10^3 \times 3.9 \times 10^3}{39 \times 10^3 + 3.9 \times 10^3} = \underline{\underline{3.55 \text{ k}\Omega}}$$

$$I_B = \frac{V_T - V_{BE}}{R_T + R_E(1+h_{FE})} = \frac{2 - 0.7}{3.55 \times 10^3 + 1.5 \times 10^3 (141)} = \underline{\underline{6.05 \text{ mA}}}$$

$$I_C = h_{FE} I_B = 140 \times 6.05 \times 10^{-3} = 0.85 \text{ mA} \quad (\overline{I_E = I_B + I_C} \\ \overline{= 0.85 \text{ mA} = I_C})$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E) = 22 - 0.85 \times 10^3 (10 \times 10^3 + 1.5 \times 10^3)$$

$$V_{CE} = 12.22 \text{ V} //$$

$$\textcircled{b} \quad V_B = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{22 \times 3.9 \times 10^3}{39 \times 10^3 + 3.9 \times 10^3} = \underline{\underline{2V}}$$

$$V_E = V_B - V_{BE} = 2 - 0.7 = \underline{\underline{1.3V}}$$

$$(I_{CQ} =) \quad I_C \approx I_E = \frac{V_B - V_{BE}}{R_E} = \frac{1.3}{1.5 \times 10^3} = \underline{\underline{0.867 \text{ mA}}} //$$

$$(V_{CEQ} =) \quad V_{CE} = V_{CC} - I_C (R_C + R_E) = 22 - 0.867 \times 10^3 (10 \text{ k} + 1.5 \text{k})$$

$$(V_{CEQ}) V_{CE} = 12.03 \text{ V}$$

Computation:

Analytical	$I_{CQ}(I_C)$	$V_{CEQ}(V_{CE})$
Exact	0.85mA	12.22V
Approximate	0.867mA	12.03V

The values of I_{CQ} & V_{CEQ} are very close. (The larger the value of R_1 compared to R_2 , the closer the approximate to the exact solution).

- Q2) Design a base bias circuit to have $V_{CE} = 5V$, $I_C = 5 \text{ mA}$. The supply voltage is 15V. $h_{FE} = 100$

R_c: $R_c = \frac{V_{cc} - V_{CE}}{I_c} = \frac{15 - 5}{5 \times 10^3} = 2k\Omega //$

(U_{RE} 1.8 k Ω @ 2.2 k Ω Standard Value)

$$I_B = \frac{I_E}{h_{FE}} = \frac{5 \times 10^3}{100} = 50 \text{ mA}$$

$$R_B = \frac{V_{cc} - V_{BE}}{I_B} = \frac{15 - 0.7}{50 \times 10^{-3}} = 286 \text{ k}\Omega //$$

(U_{RE} 270 k Ω @ 330 k Ω Standard Value)




Fig 18

The base bias circuit is shown in Fig 19

- D) Given $I_{CO} = 2 \text{ mA}$ & $V_{CEO} = 10 \text{ V}$. determine R_1, R_2, R_C of Potential divider circuit shown in fig 19

R_E: $V_E = I_E R_E \Rightarrow 2 \times 10^{-3} \times 1.2 \times 10^3 = 2.4 \text{ V}$
 $(\because I_c \approx I_E)$

$$V_G = V_{BE} + V_E = 0.7 + 2.4 = 3.1 \text{ V}$$

$$V_R = \frac{V_{cc} R_2}{R_1 + R_2}$$

$$\Rightarrow 3.1 = \frac{18 \times 18 \times 10^3}{R_1 + 18 \times 10^3}$$

$$\Rightarrow R_1 = 86.52 \text{ k}\Omega \quad (\text{U}_{RE} 82 \text{ k}\Omega @ 91 \text{ k}\Omega \text{ Standard Value})$$




Fig 19

$$V_c = V_{CE} + V_E = 10 + 2.4 = 12.4 \text{ V}$$

$$R_c = \frac{V_{cc} - V_{CE} - R_E}{I_c} \quad \text{or} \quad R_c = \frac{V_{cc} - V_c}{I_c}$$

$$= \frac{18 - 10}{2 \times 10^{-3}} - 1.2 \times 10^3$$

$$R_c = 2.8 \text{ k}\Omega //$$

- D) Design the voltage divider bias circuit to have $V_{RE} = V_E = 5 \text{ V}$
 $\& I_c = 5 \text{ mA}$ when the supply voltage is 15V. Assume $h_{FE} = 100$

Given $V_{CE} = 5V$, $V_E = 5V$, $I_C = 5mA$, $\beta_{FE} = 100$. $V_{CC} = 15V$
Assume $V_{BE} = 0.7V$.

Step 1: Let $I_2 = I_C = \frac{5 \times 10^{-3}}{10} = 500\text{mA}$

Step 2: $R_E = \frac{V_E}{I_C} = \frac{5}{5 \times 10^{-3}} = 1k\Omega$

Step 3: $R_2 = \frac{V_B}{I_2} = \frac{V_{BE} + V_E}{I_2} = \frac{0.7 + 5}{500 \times 10^{-6}} = 11.4k\Omega$

Step 4: $R_1 = \frac{V_{CC} - V_B}{I_2} = \frac{15 - (V_{BE} + V_E)}{500 \times 10^{-6}} = 15 - 0.7 - 5 = 18.6k\Omega$ (Uke 12kΩ Standard Value)

Step 5: $R_C = \frac{V_{CC} - V_{CE} - V_E}{I_C} = \frac{15 - 5 - 5}{5 \times 10^{-3}} = 1k\Omega$ (Standard Value)




Fig 20

The Voltage divider bias circuit is shown in Fig 20.

b) Design the Voltage-divider bias circuit to operate from a 12V supply. Given $V_{CE} = 3V$, $V_E = 5V$ & $I_C = 1mA$.

Given $V_{CC} = 12V$, $V_{CE} = 3V$, $V_E = 5V$, $I_C = 1mA$.
Assume $V_{BE} = 0.7V$.

Step 1: $I_2 = I_C = \frac{1 \times 10^{-3}}{10} = 100\text{nA}$

Step 2: $R_E = \frac{V_E}{I_2} = \frac{5}{1 \times 10^{-3}} = 5k\Omega$ (Uke 4.7kΩ Standard Value)

Step 3: $R_2 = \frac{V_B}{I_2} = \frac{V_{BE} + V_E}{I_2} = \frac{0.7 + 5}{100 \times 10^{-6}} = 57k\Omega$ (Uke 56kΩ Standard Value)

$R_2 = 57k\Omega \approx 54k\Omega$ (Ib $R_E = 4.7k\Omega$)

(Uke 56kΩ Standard Value)




Fig 21

Step 4: $R_1 = \frac{V_{CC} - V_B}{I_2} = \frac{V_{CC} - V_{CE} - V_E}{I_2} = \frac{12 - 0.7 - 5}{100 \times 10^{-6}} = \frac{12 - 0.7 - 5}{96.4 \times 10^{-6}}$

$$R_1 = 63\text{ k}\Omega \text{ @ } \underline{\underline{68.46\text{ k}\Omega}}$$

Step 5: $R_C = V_{CC} - V_{CE} - V_E$

$$I_C = \frac{12 - 3 - 5}{1 \times 10^{-3}} \text{ @ } \frac{12 - 3 - 4.7}{1 \times 10^{-3}}$$

$$R_C = 4\text{ k}\Omega \text{ @ } \underline{\underline{4.3\text{ k}\Omega}}$$

(Use $3.9\text{ k}\Omega$ standard value)

$$\begin{aligned} I_B &= \frac{V_E}{R_E} = \frac{4.7}{1\text{ k}\Omega} \\ \Rightarrow V_E &= R_E I_C = 4.7 \times 1.3 \times 10^{-3} \\ &= 4.7\text{ V} \\ \Rightarrow I_2 &= \frac{V_B}{R_2} = \frac{5.4}{56\text{ k}\Omega} \\ &= \underline{\underline{96.4\text{ mA}}} \end{aligned}$$

The Voltage-divider circuit is shown in fig 21

- ② Determine V_{CE} for the Voltage-divider bias configuration of fig 22





Fig 21

③ The given Voltage-divider bias circuit is shown in fig 22 @

$$\begin{aligned} V_B &= -\frac{V_{CC} R_2}{R_1 + R_2} \\ &= -\frac{-18 \times 10\text{k}}{4.7\text{k} + 10\text{k}} \\ &= \underline{\underline{-3.16\text{ V}}} \end{aligned}$$

$$\begin{aligned} &\left[-V_{CC} - I_1 R_1 - I_2 R_2 = 0 \right] \\ &\text{@ } I_2 = -\frac{V_{CC}}{R_1 + R_2} \left(\frac{I_1}{I_2} \right) \\ &V_B = \left(-\frac{V_{CC}}{R_1 + R_2} \right) R_2 \end{aligned}$$



$$V_E = V_B - V_{BE} \quad [V_B = V_{BE} + V_E]$$

$$\begin{aligned} &= -3.16 - (-0.7) \\ &= \underline{\underline{-2.46\text{ V}}} \end{aligned}$$

$(V_{BE} = -0.7\text{ V})$
for PNP transistor
With a bare circuit

$$I_E = \frac{V_E}{R_E} = \frac{-2.46}{1.1 \times 10^3} = -2.24 \text{ mA} //$$

$$I_C \approx I_E = -2.24 \text{ mA} //$$

$$\begin{aligned} V_{CE} &= -V_{CC} - I_C(R_C + R_E) \quad [-V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0] \\ &= -18 - (-2.24 \times 10^{-3})(2.4k + 1.1k) \\ &= -10.16 \text{ V} \end{aligned}$$

(08) The given voltage-divider bias

$$I_2 = \frac{V_{CC}}{R_1 + R_2} = \frac{18}{4.7k + 10k} = 0.316 \text{ mA}$$

$$\left(\begin{array}{l} -V_{CC} + I_1 R_1 + I_2 R_2 = 0 \\ I_1 \approx I_2 \end{array} \right)$$


$$V_B = I_2 R_2 = 3.16 \text{ V}$$

$$V_E = V_B - V_{BE} = 3.16 - 0.7 = 2.46 \text{ V}$$

$$I_E = \frac{V_E}{R_E} = \frac{2.46}{1.1 \times 10^3} = 2.24 \text{ mA}$$

$$I_C \approx I_E = 2.24 \text{ mA} //$$

$$\begin{aligned} V_{CE} &= V_{CC} - I_C(R_C + R_E) \\ &= 18 - 2.24 \times 10^{-3}(2.4k + 1.1k) \\ &= 10.16 \text{ V} \end{aligned}$$



Syllabus: Ideal OPAMP, Inverting and Non-inverting OP-AMP circuits, OP-AMP applications: Voltage follower, addition, subtraction, integration, differentiation, Numerical examples as applicable.

* Operational amplifier (OP-amp):

An OP-amp is a very high gain differential amplifier with high input impedance and low output impedance.

①


An OP-amp is a direct-coupled high-gain amplifier usually consisting of one or more differential amplifiers and usually followed by a level translator and an output stage.

Note:

- ① An OP-amp is a linear integrated circuit (IC)
- ② The OP-amp is a versatile device (Used to amplify both AC and DC input signals)
- ③ OP-amp is used to perform mathematical operations such as addition, subtraction, differentiation and integration.
- ④ Robert J. Widlar invented MA 741 IC (An internally compensated OP-amp) in 1968
MA → Fairchild (Manufacturer)
- ⑤ Advantages of OP-AMP over transistor amplifier
 - Less power consumption
 - Low cost
 - More compact
 - More reliable
 - Early design
 - Versatile device
 - Higher gain can be obtained etc
- ⑥ Applications of OP-amp.


- AC and DC signal amplification
- Active filters.
- Oscillators
- Comparators
- Regulators
- Biomedical instrumentation, etc

④ Pin diagram of OP-AMP (MA 741 IC)




Fig①: Pin diagram of OP-AMP

⑤ Circuit Symbol of OP-AMP ⑥ Schematic Symbol




Fig②: Circuit Symbol of OP-AMP

⑦ Single-Ended Input: Input signal is connected to one input with the other input connected to ground.



⑨ Double-Ended (Differential) Input:


Input Signals are applied to each input



⑩ Equivalent circuit @ Circuit model of OP-AMP:

Fig ⑤ shows the simplified circuit model of Practical OP-AMP.

$\rightarrow AV_d [A(V_2 - V_1)]$ is the Thevenin equivalent voltage source, & R_o is the Thevenin equivalent resistance



- $\rightarrow A$ is the gain @ Large signal voltage gain
- $\rightarrow R_i$ is the input resistance
- $\rightarrow V_d (V_2 - V_1)$ is the difference input voltage.

Fig ⑤: circuit model of practical OP-AMP

Fig ⑥ shows the Equivalent circuit of ideal OP-AMP.

\rightarrow An ideal OP-AMP has
 $A = \infty$, $R_i = 0$ & $R_o = 0$




Fig ⑥: circuit model of ideal OP-AMP

(11) Package types

- There are three basic types of Linear IC packages:
- ① The flat pack
 - ② The metal can
 - ③ Transistor package
 - ④ The dual-in-line package (DIP)

(12) Features of Tl

- No external frequency compensation required.
- Short-circuit protection.
- Offset null capability.
- Large common-mode and differential voltage range.
- Low power consumption.
- No latch-up problem.

(13) Differential amplifier:

It amplifies the difference of the two inputs $V_d(V_1 - V_2)$




Fig ⑦: Differential amplifier

Output is,

$$V_o \propto (V_1 - V_2)$$

$$\Rightarrow V_o = A(V_1 - V_2) \quad ⑦$$

$$V_o = AV_d$$

Where,

- A → Large signal voltage gain
- V_1 → Voltage applied to the non-inverting input
- V_2 → Voltage applied to inverting input
- V_d → Difference voltage

⑧ • OP-amp which use BJT QIC called bipolar type opamp

• OP-amp having FET input circuit with the remainder of the circuit using BJT QIC called FET type op-amp

* Block diagram of OP-amp @ Internal Block diagram

⑥ Architecture of OP-amp:

The block diagram of an OP-amp is shown in fig ⑧




Fig ⑧: BLOCK diagram of a typical OP-amp

There are four stages:

① Input Stage @ Differential amplification stage

- It can amplify difference between the two input signals.
- Input resistance is very high, draws zero current from the input source.

② Intermediate Stage (Stage 2) @ High gain amplification stage

- It uses direct coupling.
- It provides very high gain.

③ Level translator Stage @ Level Shifter Stage (Buffer)

- It shifts the dc level of the output voltage of the intermediate stage to zero.

④ Output Stage @ Power amplification stage @ Driver stage

- It has very small output resistance.
- Output voltage is the same irrespective of the value of the load resistance connected to the output terminal.

Note: ① Configurations ② Voltage gain of OP-amp:

① Open-loop Configuration ② Open-loop Voltage gain (A_{OL})




Fig ①: Open loop Configuration

- A_{OL} is the Open-loop Voltage gain of opamp (Typically $A_{OL} = 2 \times 10^5$)
- A_{OL} is the Maximum Possible Voltage gain.
- There is no feedback from the output to input

- If Input is in micro Volts, Output will be in Volts.
- Output voltage cannot cross the value of power supply (@ Saturation Value) V_{CC} (or V_{EE})
- So, if input is in milli Volts, output reaches saturation value $V_{sat} = V_{CC}$ (or V_{EE}). This property of op-amp is called Saturation Property.

② Closed-loop Configuration ③ Closed-loop Voltage gain (A_{CL})

- Open-loop Voltage gain of op-amp is very high. Such high gain is not required in most applications.
- In order to reduce gain, negative feedback is used (a part of the output signal is fed back in phase opposition to the input)
- Many other op-amp characteristics are improved with this.

④ Total output of a differential amplifier (practically) ⑤ (OP-AMP)




Fig ②: Negative feedback op-amp circuit (Closed-loop Configuration)

The output of OP-amp (DA) is. (7)
 $(DA \rightarrow \text{Differential Amplification})$

$$V_o = A_d V_d - ①$$

Where, $A_d \rightarrow$ Differential gain (Gain with which the DA amplifies the difference between two input signals)

$V_d \rightarrow$ Difference between two inputs ($V_1 - V_2$)

If $V_1 = V_2$, then ideally output is zero ($V_o = 0$)

But in practical op-amp, output is.

$$V_o = A_{cm} V_{cm} - ②$$

$$A_{cm} = \frac{V_o}{V_{cm}}$$

Where $A_{cm} \rightarrow$ Common mode gain (Gain with which DA amplifies the common mode signal)

$V_{cm} \rightarrow$ Common mode signal ($\frac{V_1 + V_2}{2}$)

\therefore Total output is,

$$V_o = A_d V_d + A_{cm} V_{cm}$$

$$\boxed{V_o = A_d V_d \left(1 + \frac{1}{CMRR} \frac{V_{cm}}{V_d}\right)} \quad \boxed{CMRR = \frac{A_d}{A_{cm}}}$$

$$III \quad A_d (\text{dB}) = 20 \log_{10} (A_d)$$

EOP-amp parameters @ Characteristics

① Differential gain @ Differential Mode gain (A_d) (Large Signal Voltage Gain) (A)

It is the factor by which the difference between the two input signals is amplified by the OP-amp.

② It is the ratio of the output voltage to the difference voltage. It is denoted by A_d .

$$\text{ie } A_d = \frac{V_o}{V_d} = \frac{V_o}{V_1 - V_2}$$

Ideally: $A_d = \infty$
Practically: $A_d = A = 2 \times 10^5$
(HA ≠ HI)

② Common mode gain (A_{cm})

It is the factor by which the common mode input voltage is amplified by the OP-amp.

① It is the ratio of the output voltage to the common mode signal. It is denoted by ' A_{cm} '.

$$\text{ie } A_{cm} = \frac{V_o}{V_{cm}} = \frac{V_o}{(V_1 + V_2)/2}$$

Ideally: $A_{cm} = 0$
Practically: $A_{cm} = 6 - 7$
(HA ≠ HI)

③ Common mode rejection ratio (CMRR)

It is the factor which explains the ability of an OP-amp to reject the common mode signal.

④ It is the ratio of differential gain to common mode gain. It is denoted by 'CMRR'.

$$\text{ie } CMRR = \frac{A_d}{A_{cm}} \quad @ \quad CMRR(\text{dB}) = 20 \log_{10} \left(\frac{A_d}{A_{cm}} \right) (\text{dB})$$

Ideally: $CMRR = \infty$

Practically: $CMRR = 90 \text{dB}$
(HA ≠ HI)

(A_d is known as transverse
voltage gain A)

④ Differential input resistance @ Input resistance

Input impedance (R_i)

It is the equivalent resistance measured at either the inverting or non-inverting input terminal with the other terminal connected to ground. It is denoted by R_i .

Ideally: $R_i = \infty$

Practically: $R_i = 2 \text{ M}\Omega$ (For HA ≠ HI)

⑤ Output resistance @ Output impedance (R_o)

It is the equivalent resistance measured between the output terminal of the OP-amp and the ground. It is denoted by R_o .

Ideally: $R_o = 0$

Practically: $R_o = 75\Omega$ (HA741)

⑥ Bandwidth (BW)

It is the range of frequency over which the gain of OP-amp is almost constant.

⑦ It is the range of frequency over which the performance of the OP-amp is satisfactory. It is denoted by BW.

Ideally: $BW = \infty$

Practically: $BW = 1MHz$ (741C)

HA741 IC is
Ran at 741C

⑦ Input offset voltage (V_{io})

It is the voltage that must be applied between the two input terminals of an OP-amp to make output voltage zero (to null the output). It is denoted by V_{io} .

Ideally: $V_{io} = 0$

Practically: $V_{io} = 6mV$ (741C)

$V_{io} = V_1 - V_2$ for

$V_o = 0$

⑧ Output offset voltage (V_{oo})

It is the output voltage when both input voltages are zero. It is denoted by V_{oo} .

Ideally: $V_{oo} = 0$

Practically: $V_{oo} = 1mV$ (741C)

⑨ Input offset current (I_{io})

It is the difference between the currents in the input terminals. It is denoted by ' I_{io} '.

$$\text{i.e } I_{io} = |I_1 - I_2|$$

Where, $I_1 \rightarrow$ current into the noninverting input
 $I_2 \rightarrow$ current into the inverting input.

Ideally: $I_{io} = 0$

Practically: $I_{io} = 20\text{nA}$ (For MA 741)

20nA max

⑩ Input bias current (I_{ib})

It is the average of the currents in the input terminals. It is denoted by ' I_{ib} '.

$$\text{i.e } I_{ib} = \frac{I_1 + I_2}{2}$$

Where, $I_1, I_2 \rightarrow$ current into non-inverting & inverting input respectively.

Ideally: $I_{ib} = 0$

Practically: $I_{ib} = 80\text{nA}$ (For MA 741)

80 nA max

⑪ Slew rate (SR)

It is the maximum rate of change of output voltage with respect to time. It is denoted by SR.

$$\text{i.e } SR = \left. \frac{dV_o}{dt} \right|_{\max} (\text{V/}\mu\text{s})$$

Ideally: $SR = \infty$

Practically: $SR = 0.5\text{V}/\mu\text{s}$

⑫ Supply voltage rejection ratio \oplus Power supply sensitivity \ominus Power supply rejection ratio: (SVRR) \ominus (PSRR)

It is the change in input offset voltage (V_{io}), caused by variations in supply voltage. It is denoted

by SVRR & PSRR.

$$\text{ie } \text{SVRR} = \frac{\Delta V_{io}}{\Delta V} (\mu\text{V/V})$$

Ideally: $\text{SVRR} = 0$

Practically: $\text{SVRR} = 150 \mu\text{V/V}$ (741C)

Note:

① Input Capacitance (C_i):

It is the equivalent capacitance measured at either the inverting or noninverting terminal with the other terminal connected to ground. It is denoted by ' C_i '.

Practically: $C_i = 1.4 \text{ pF}$ for 741C

② Gain-Bandwidth product (G_B)

It is the bandwidth of the OP-amp when the voltage gain is 1

Practically: $G_B = 1 \text{ MHz}$ for 741C

③ Maximum signal frequency in terms of Slew rate
(for an undistorted output)

Let the output voltage (sinusoidal signal) be.

$$V_o = V_m \sin(\omega t) \quad \text{--- (1)}$$

Diffr w.r.t 't' on b.s

$$\frac{dV_o}{dt} = V_m \cos(\omega t) \cdot \omega$$

$$\Rightarrow \left. \frac{dV_o}{dt} \right|_{\max} = \omega V_m \quad \text{--- (2)} \quad (\because \cos(\omega t)|_{\max} = 1)$$

To prevent distortion at the output, the rate of change of output w.r.t must be less than the SR.

$$\text{i.e. } \left| \frac{dV_o}{dt} \right|_{\max} \leq SR - \textcircled{3}$$

Using $\textcircled{2}$ in $\textcircled{3}$, we get,

$$\omega V_m \leq SR$$

$$\Rightarrow \omega \leq \frac{SR}{V_m} \Rightarrow \omega_{\max} = \frac{SR}{V_m} \text{ (rad/s)}$$

$$\Rightarrow f \leq \frac{SR}{2\pi V_m} \quad (\because \omega = 2\pi f) \quad f_{\max} = \frac{SR}{2\pi V_m} \text{ (Hz)}$$

④ OP-amp characteristics:

SL No	Parameter	Symbol	Ideal Value	Typical Value for MA741
1	Differential gain \oplus Large Signal Voltage gain \ominus Open-loop Voltage gain.	$A_d \oplus A$	∞	2×10^5
2	Common mode gain	A_{cm}	0	6
3	Common mode rejection ratio	$CMRR$	∞	90dB
4	Input resistance	R_i	∞	$2M\Omega$
5	Output resistance	R_o	0	75Ω
6	Bandwidth	BW	∞	$1MHz$
7	Input offset voltage	V_{io}	0	$6mV$
8	Output offset voltage	V_{oo}	0	$1mV$
9	Input offset current	I_{io}	0	$20nA$
10	Input bias current	I_{ib}	0	$80nA$
11	slew rate	SR	∞	$0.5V/MS$
12	Supply voltage rejection ratio	$SVRR$	0	$150mV/V$

⑤ Virtual ground \oplus Virtual short :

The OP-amp inverting amplifier is shown in fig $\textcircled{11}$

The output voltage is,

$$V_o = A(V_2 - V_1) \quad \text{--- (1)}$$

Where, $A \rightarrow$ Large Signal Voltage gain

For an output voltage of 12V,
the input voltage would be,

$$V_2 - V_1 = \frac{V_o}{A} \quad (\because \text{From 1})$$

$$\Rightarrow V_2 - V_1 = \frac{12}{2 \times 10^5} \quad (\because \text{Practically, } A = 2 \times 10^5 \text{ for MA741})$$

$$\Rightarrow V_2 - V_1 = 0.06 \text{ mV}$$


Differential input voltage is very small. ($V_d = V_2 - V_1$)

$$\text{Ideally, } V_2 - V_1 = 0$$


$$\Rightarrow V_1 = V_2 \quad \text{--- (2)}$$

From (2), we can conclude,

- Voltage at inverting terminal = Voltage at non-inverting terminal
- There exists a virtual short circuit @ virtual ground
- No current flows through the short circuit
- Current through R_i = Current through R_f .



Fig(11): Basic OP-AMP circuit



Fig(12): virtual ground

(1) The virtual short is indicated by a thick line between input terminals.

(2) For an op-amp, output voltage cannot cross V_{cc} (V_{EE}) (≈ 12 to 15 V) (\because From Saturation Property)

⑥ No current flows into OP-amp input terminals (∴ Input impedance is very high)

(4)

* OP-amp applications


- ① Voltage follower
- ② Inverting amplifier
- ③ Non-inverting amplifier
- ④ Summer (Adder)
- ⑤ Subtractor (difference amplifier)
- ⑥ Differentiator
- ⑦ Integrator.

⑧ Isolation amplifier ⑨ Source follower

- ⑩ Voltage follower
- ⑪ Unity gain amplifier
- ⑫ Buffer

Definition: An OP-amp circuit in which the output voltage follows the input voltage is called Voltage follower (Output voltage is equal to input voltage)

Circuit diagram:



Analytical:

From Virtual ground concept,

$$V_1 = V_2 = V_i \quad \text{--- (1)}$$



Since output is connected to input,

$$V_0 = V_i \quad \text{--- (2)}$$

From (1) & (2),

$$\boxed{V_0 = V_i} \quad \text{--- (3)}$$

Waveforms: DC



Conclusion:



- From eqn (3), the output voltage follows the input voltage

* ② Inverting amplifier:

Definition: An OP-AMP circuit in which the output voltage is out of phase (180°) with respect to the input voltage is called Inverting amplifier.

Waveform:

Circuit diagram:



Analysis:

Applying KCL at node ①.

$$i_1 = i_b \quad (\text{Since input impedance of OP-AMP is very high, no current flows into OP-AMP input terminals})$$

$$\Rightarrow \frac{V_i - V_1}{R_1} = \frac{V_1 - V_o}{R_f}$$

$$\Rightarrow \frac{V_i}{R_1} = -\frac{V_o}{R_f} \quad [\text{From virtual ground concept, } V_1 = V_2 = 0]$$

$$\Rightarrow \boxed{V_o = -\left(\frac{R_f}{R_1}\right)V_i} \quad \text{⑤} \quad \boxed{\frac{V_o}{V_i} = -\frac{R_f}{R_1} = A_v} \quad \text{⑤}$$

Where,



$A_v \rightarrow$ Closed loop voltage gain

Conclusion: From eqn ⑤, negative sign indicates that the output is inverted w.r.t the input.

③ Non-inverting amplifier:

Definition: An op-amp circuit in which the output voltage is in phase with the input voltage is called Non-inverting amplifier.

Circuit diagram:



Analysis:

Applying KCL at node ①.

$$i_b = i_1 \quad (\because \text{No current flows into op-amp input terminals})$$

$$\Rightarrow \frac{V_o - V_i}{R_f} = \frac{V_i - 0}{R_i} \quad (\text{From virtual ground concept.}) \quad V_i = V_2 = V_1$$

$$\Rightarrow \frac{V_o - V_i}{R_f} = \frac{V_i}{R_i}$$

$$\Rightarrow \frac{V_o - V_i}{V_i} = \frac{R_f}{R_i}$$

$$\Rightarrow \frac{V_o}{V_i} - 1 = \frac{R_f}{R_i}$$

$$\Rightarrow \boxed{\frac{V_o}{V_i} = 1 + \frac{R_f}{R_i} = A_v} \quad \text{⑥} \quad \boxed{V_o = \left(1 + \frac{R_f}{R_i}\right) V_i} \quad \text{⑦}$$

Where, $A_v \rightarrow$ closed loop voltage gain.

Conclusion: From ⑥ ⑦, • the output voltage is in-phase with the input voltage. • A_v depends on $R_f & R_i$.

*① Summer (additn) @ Summing amplifier:



Definition: An OP-AMP circuit, in which the output voltage is the sum of the input signal voltages is called Summer.

There are ~~two~~ types:

② Inverting summing amplifier:

Definition: An OP-AMP circuit, in which the output voltage is the inverted sum of the input voltages is called inverting summing amplifier.

Circuit diagram



Analysis:

APPLYING KCL at node ①.

$$i_1 + i_2 + i_3 = i_f \quad (\because \text{No current flows into op-amp input terminals})$$

$$\Rightarrow \frac{V_1 - V_i^1}{R_1} + \frac{V_2 - V_i^1}{R_2} + \frac{V_3 - V_i^1}{R_3} = \frac{V_i^1 - V_o}{R_f}$$

$$\Rightarrow \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} = -\frac{V_o}{R_f} \quad (\text{From virtual ground concept, } V_i^1 = V_2 = 0)$$

$$\Rightarrow V_o = - \left(\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right) \quad \text{--- (8)}$$

Conclusion:

From (8), the output voltage is proportional to the inverted sum of the input voltages.


Note:

- ① From (4), • If $R_f = R_1$, $V_o = -V_i$ @ $\frac{V_o}{V_i} = -1 = A_v$
amplification is unity gain inverting amplifier.
- ② From (7), • Irrespective of the value of R_1 & R_f , $V_o \geq V_i$
• If $R_f = 0$ @ $R_1 = \infty$, then $V_o = V_i$, amplification is unity gain non-inverting amplifier.
- ③ From (8), • If $R_1 = R_2 = R_3 = R_f$, then, $V_o = -(V_1 + V_2 + V_3)$
Output voltage is the negative of the sum of the input voltages [Gain of the summer is unity (1)]
- If $R_1 = R_2 = R_3 = 3R_f$, then, $V_o = -\left(\frac{V_1 + V_2 + V_3}{3}\right)$
- ④ If $R_1 = R_2 = 2R_f$ & $V_3 = 0$, then $V_o = -\left(\frac{V_1 + V_2}{2}\right)$
then circuit is averager @ averaging circuit

⑤ Non-inverting Summer:

Definition: An op-amp circuit, in which the output voltage is the sum of the input voltages is called Non-inverting Summer.

Circuit diagram:



Analytix:

Applying KCL at node ②

$$I_1 + I_2 = 0 \quad (\text{NO current flows into input})$$


$$\Rightarrow \frac{V_1 - V_2'}{R_1} + \frac{V_2 - V_2'}{R_2} = 0$$

$$\Rightarrow \frac{V_1}{R_1} + \frac{V_2}{R_2} = V_2' \left(\frac{1}{R_1} + \frac{1}{R_2} \right)$$

$$\Rightarrow \frac{R_2 V_1 + R_1 V_2}{R_1 R_2} = V_2' \left(\frac{R_2 + R_1}{R_1 R_2} \right)$$

$$\Rightarrow V_2' = \frac{R_2 V_1 + R_1 V_2}{R_1 + R_2} \quad \text{--- (1)}$$

Waveforms



Applying KCL at node ①.

$$I_b = I$$

$$\Rightarrow \frac{V_o - V_1'}{R_b} = \frac{V_1' - 0}{R}$$

$$\Rightarrow \frac{V_o}{R_b} = V_1' \left(\frac{1}{R} + \frac{1}{R_b} \right)$$

$$\Rightarrow \frac{V_o}{R_b} = V_1' \left(\frac{R + R_b}{R R_b} \right)$$

$$V_o = V_1' \left(\frac{R + R_b}{R} \right) \quad \text{--- (2)} \quad \left(\begin{array}{l} \text{From virtual ground,} \\ V_1' = V_2' = \frac{R_2 V_1 + R_1 V_2}{R_1 + R_2} \end{array} \right)$$

$$\Rightarrow V_o = \left(\frac{R_2 V_1 + R_1 V_2}{R_1 + R_2} \right) \left(\frac{R + R_b}{R} \right)$$

$$\Rightarrow V_o = \frac{R_2(R + R_b)}{R(R_1 + R_2)} V_1 + \frac{R_1(R + R_b)}{R(R_1 + R_2)} V_2$$

$$\Rightarrow V_o = \boxed{\frac{(1 + R_b/R)}{(1 + R_1/R_2)} V_1 + \frac{(1 + R_b/R)}{(1 + R_2/R_1)} V_2} \quad \text{--- (3)}$$



Conclusion:

From (1), the output voltage is proportional to the sum of the input voltages.

Note: ① From (1). If $R = R_f = R_1 = R_2$, $V_o = V_1 + V_2$
 Output voltage is equal to the non-inverted sum of the input voltages. ② From (1), if $V_1, V_2 < V_3$ are negative, $V_o = \frac{R_f}{R_1}V_1 + \frac{R_f}{R_2}V_2 + \frac{R_f}{R_3}V_3$

* (5) Subtractor @ Difference amplifier

Definition: An op-amp circuit, in which the output voltage is the difference (Subtraction) of two input voltages is called Subtractor.

Circuit diagram:

Applying KCL at node (1).

$$i_1 + i_2 = i_b$$

$$\Rightarrow \frac{V_1 - V_1'}{R_1} + \frac{-V_2 - V_1'}{R_2} = \frac{V_1' - V_o}{R_f}$$

$$\Rightarrow \frac{V_1}{R_1} - \frac{V_2}{R_2} = -\frac{V_o}{R_f} \quad (\because V_1' = V_2' = 0)$$


$$\Rightarrow V_o = \frac{R_f}{R_2} V_2 - \frac{R_f}{R_1} V_1 \quad \text{---(2)}$$

If $R_1 = R_2 = R_f$, then

$$V_o = V_2 - V_1 \quad \text{---(3)}$$

Let us use superposition theorem.

Case(i): Let $V_2 = 0$



The resulting circuit is inverting amplifier.

$$\therefore V_{o1} = -\frac{R_f}{R} V_1 \quad \text{---(4)}$$

Case (ii): Let $V_1 = 0$

The resulting circuit is

shown in fig (2)

The circuit is non-inverting amplification.

$$V_{o_2} = \left(1 + \frac{R_b}{R}\right) V_2 - (15)$$

From Potential division rule

$$V_2' = \frac{V_2 R_b}{R + R_b} - (16)$$

Using (16) in (15). We get

$$\begin{aligned} V_{o_2} &= \left(1 + \frac{R_b}{R}\right) V_2 \left(\frac{R_b}{R + R_b}\right) \\ &= \left(\frac{R + R_b}{R}\right) V_2 \left(\frac{R_b}{R + R_b}\right) \end{aligned}$$

$$V_{o_2} = \frac{R_b}{R} V_2 - (17)$$





Fig (2):

Voltage @ Potential division rule



$$\text{Voltage across } R_b, V_2' = \frac{V_2 \times R_b}{R + R_b}$$

$$\text{Voltage across } R, V_R = \frac{V_2 R}{R + R_b}$$

From Superposition theorem, the output voltage is


$$V_o = V_{o_1} + V_{o_2}$$

$$= -\frac{R_b}{R} V_1 + \frac{R_b}{R} V_2$$

$$V_o = \frac{R_b}{R} (V_2 - V_1) - (18)$$

If $R = R_b$, then

$$V_o = V_2 - V_1 - (19)$$




Conclusion: From (18) & (19), the output voltage is the difference of the two input voltages.

* ⑥ Differentiator:

Definition: An op-amp circuit, in which the output voltage is the differentiation (derivative) of the input voltage is called differentiator.

Circuit diagram



Analysis:

APPLYING KCL at node (1).

$$\dot{i}_c = i_R$$

$$C \frac{d(V_i - V_1)}{dt} = \frac{V_i - V_1}{R}$$

$$\Rightarrow C \frac{dV_i}{dt} = -\frac{V_o}{R} \quad (\because \text{From virtual ground concept, } V_1 = V_2 = 0)$$


$$\Rightarrow V_o = -RC \frac{dV_i}{dt} \quad (20)$$

Conclusion: From (20), the Output Voltage is Proportional to the time derivative of the input voltage.

* ⑦ Integrator:

Definition: An op-amp circuit, in which the output voltage is the integration of the input voltage is called integrator.

Circuit diagram:



Analysis:

APPLYING KCL at node (1).

$$i_R = i_C$$

$$\frac{V_i - V_1}{R} = C \frac{d(V_1 - V_o)}{dt}$$

$$\Rightarrow \frac{V_i}{R} = -C \frac{dV_o}{dt} \quad (\text{From virtual ground concept, } V_1 = V_2 = 0)$$

$$\Rightarrow dV_o = -\frac{1}{RC} V_i dt$$

Integrating on b.t.

$$V_o = -\frac{1}{RC} \int_0^t V_i dt + V_o(0) \quad \text{--- (2)}$$


Where, $V_o(0) \rightarrow$ Initial Voltage on Capacitor at $t=0$
(Constant of integration)


If $V_o(0)=0$, then

$$V_o = -\frac{1}{RC} \int_0^t V_i dt \quad \text{--- (2)}$$

Conclusion: From (2) & (2), the output voltage is proportional to the integral of the input voltage.

Note: ① Waveforms





II Ideal Voltage transfer characteristic of an OP-amp

The output voltage,

$$V_o = A V_d$$

For characteristics

- As V_d increases.

V_o increases linearly until it attains the saturation voltage $\pm V_{sat}$ thereafter it remains constant.




Fig (ii): Ideal voltage transfer characteristic of an OP-AMP

III Need for an OP-amp

Let two signals V_1 & V_2 to be summed as shown in fig (iii)


Applying KCL at node A

$$i_1 + i_2 = i_o + i_L$$

$$\Rightarrow \frac{V_1 - V_o}{R_1} + \frac{V_2 - V_o}{R_2} = \frac{V_o}{R_o} + \frac{V_o}{R_L}$$

$$\Rightarrow \frac{V_1}{R_1} + \frac{V_2}{R_2} = V_o \left[\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_o} + \frac{1}{R_L} \right]$$

$$\Rightarrow V_o \left[\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_o} \right] = \frac{V_1}{R_1} + \frac{V_2}{R_2}$$



$$\Rightarrow V_o \left[1 + \frac{R_p}{R_1} + \frac{R_p}{R_2} \right] = V_1 \left(\frac{R_p}{R_1} \right) + V_2 \left(\frac{R_p}{R_1} \right) \quad \text{where } R_p = \frac{1}{R_o} + \frac{1}{R_L}$$

$$\Rightarrow V_o = \frac{V_1 \left(\frac{R_p}{R_1} \right) + V_2 \left(\frac{R_p}{R_1} \right)}{\left[1 + \frac{R_p}{R_1} + \frac{R_p}{R_2} \right]} \quad \text{--- (*)}$$

From eqn (*), it is clear that V_o depends on R_p which in turn depends on R_L .

It is desirable to make V_o independent of R_L . This is possible if $R_o \ll R_L \quad \text{or} \quad \frac{1}{R_o} \gg \frac{1}{R_L} \quad (R_p \approx \frac{1}{R_o})$

But R_p will be small, results in small value of V_o which is undesirable. Therefore it is necessary to use amplifier whose gain (@ output voltage) is independent of R_L .

Thus op-amp is preferred since closed loop voltage gain (@ output voltage) is independent of R_L (depends only on external resistors R_f & R_1).

- ① For an inverting amplifier $R = 10\text{k}\Omega$ & $R_f = 60\text{k}\Omega$. What is the output voltage for $V_i = 2V$?

Sol: Given $R = 10\text{k}\Omega$, $R_f = 60\text{k}\Omega$, $V_i = 2V$, $V_o = ?$

For an inverting amplifier,

$$V_o = -\frac{R_f}{R} V_i = -\frac{60 \times 10^3}{10 \times 10^3} (2) = \underline{\underline{-12V}}$$

- ② Design an inverting amplifier for output voltage of $-10V$ & an input voltage of $1V$.

Sol: Given $V_o = -10V$, $V_i = 1V$, $R_i = ?$, $R_f = ?$

For an inverting amplifier,


$$V_o = -\frac{R_f}{R_i} V_i$$

$$\Rightarrow -10 = -\frac{R_f}{R_i}(1)$$

$$\Rightarrow \frac{R_f}{R_i} = 10$$

Assume $R_i = 1\text{k}\Omega$ //

$$\therefore R_f = 10\text{k}\Omega$$



- ③ The output signal of an OP-amp with a Slew-rate of $5\text{V}/\mu\text{s}$ has a maximum value of 15V . Find the max freq for undistorted output voltage.

Sol: Given $SR = 5\text{V}/\mu\text{s}$: $V_m = 15\text{V}$, $f_{max}(L_{max}) = ?$

$$\begin{aligned} \text{We have } f_{max} &= \frac{SR}{2\pi V_m} \quad . \quad L_{max} = \frac{SR}{V_m} \\ &= \frac{5/10^{-6}}{2\pi(15)} \quad \quad \quad L_{max} = \frac{5/10^{-6}}{15} \end{aligned}$$

$$f_{max} = 53.05 \text{ kHz} \quad \textcircled{2} \quad L_{min} = 333.33 \text{ nH}$$

- ④ Determine the output voltage of an op-amp for the input voltages of $0.05 \text{ mV} < V_i < 0.04 \text{ mV}$. The differential gain of the amplifier is 50000 & $\text{CMRR} = 2 \times 10^5$.

Ans: Given $V_o = ?$, $V_i = 0.05 \text{ mV}$, $V_2 = 0.04 \text{ mV}$, $A_d = 50000$,


$$\text{CMRR} = 2 \times 10^5$$

We have,

$$\begin{aligned} V_o &= A_d V_d + A_c V_c \\ &= 50000 \times 10 \times 10^{-6} + 0.25 \times 4.5 \times 10^{-6} \\ &= 0.5 + 11.25 \times 10^{-6} \\ &= 500.011 \text{ mV} \end{aligned}$$

$$\left. \begin{aligned} \therefore V_d &= V_i - V_2 \\ &= 0.05 \times 10^{-3} - 0.04 \times 10^{-3} \\ &= 0.01 \times 10^{-3} = 10 \times 10^{-6} \\ A_c &= \frac{A_d}{\text{CMRR}} = \frac{50000}{2 \times 10^5} = 0.25 \end{aligned} \right.$$

- ⑤ Find the output voltage for the circuit shown in fig. ⑤



Ans:

$$\begin{aligned} \text{We have, } V_o &= -\left(\frac{R_b}{R_1} V_1 + \frac{R_b}{R_2} V_2 + \frac{R_b}{R_3} V_3 \right) \\ &= -\frac{R_b}{R_1} (V_1 + V_2 + V_3) \quad (\because R_1 = R_2 = R_3 = 4 \text{ k}\Omega) \\ &= -\frac{6 \text{ k}\Omega}{4 \text{ k}\Omega} (-4 - 2 + 3) \\ &= \underline{\underline{4.5V}} \end{aligned}$$

⑥ Design an adder circuit for $V_o = -[2V_1 + 3V_2 + 5V_3]$

Given $V_o = -(2V_1 + 3V_2 + 5V_3)$


Comparing with, $V_o = -\left(\frac{R_f}{R_1}V_1 + \frac{R_f}{R_2}V_2 + \frac{R_f}{R_3}V_3\right)$

$$\frac{R_f}{R_1} = 2, \quad \frac{R_f}{R_2} = 3, \quad \frac{R_f}{R_3} = 5$$

Let $R_f = 100k\Omega$

$$\therefore R_1 = \frac{R_f}{2}, \quad R_2 = \frac{R_f}{3}, \quad R_3 = \frac{R_f}{5}$$

$$\Rightarrow R_1 = 50k\Omega, \quad R_2 = 33.33k\Omega, \quad R_3 = 20k\Omega$$



⑦ Design an adder circuit for $V_o = 3V_1 + 2V_2 - 4V_3$

Given $V_o = 3V_1 + 2V_2 - 4V_3$

$$\Rightarrow V_o = -[3(-V_1) + 2(-V_2) + 4V_3]$$

Comparing with


$$V_o = -\left[\frac{R_f}{R_1}(-V_1) + \frac{R_f}{R_2}(-V_2) + \frac{R_f}{R_3}V_3\right]$$

$$\frac{R_f}{R_1} = 3, \quad \frac{R_f}{R_2} = 2, \quad \frac{R_f}{R_3} = 4$$

Let $R_f = 10k\Omega$

$$\therefore R_1 = \frac{10k}{3}, \quad R_2 = \frac{10k}{2}, \quad R_3 = \frac{10k}{4}$$

$$R_1 = 3.33k\Omega //, \quad R_2 = 5k\Omega //, \quad R_3 = 2.5k\Omega //$$



⑧ A differential amplifier has open circuit gain of 10^4 , the input signals are 1.2 mV & 2.4 mV . Determine the output voltage.

Sol: Given $A_d = 10^4$, $V_2 = 2.4 \times 10^{-3} \text{ V}$, $V_1 = 1.2 \times 10^{-3} \text{ V}$, $V_o = ?$

Output Voltage, $V_o = A_d V_d$
 $= A_d(V_2 - V_1)$ (\because since AC is not given)
 $= 10^4(2.4 - 1.2) \times 10^{-6}$
 $= 0.012 \text{ V}$

⑨ For the circuit shown in fig ①, draw the output voltage for the input voltage shown in fig ②




Fig 19 ④






Fig 19 ④




⑩ Calculate the CMRR for the circuit measurements shown in Fig ⑩.



Ans

Fig 10(a) can be redrawn as shown in Fig 11(a) & Fig 10(b) can be redrawn as shown in Fig 11(b).



From Fig 11(a),

$$A_d = \frac{V_o}{V_d} = \frac{8}{1 \times 10^{-3}} = 8000$$

From Fig 11(b),

$$A_c = \frac{V_o}{V_c} = \frac{12 \times 10^{-3}}{1 \times 10^{-3}} = 12$$

∴ CMRR is, $CMRR = \frac{A_d}{A_c} = \frac{8000}{12} = 666.66$

$$CMRR (\text{dB}) = 20 \log_{10} \frac{A_d}{A_c} = 20 \log_{10} \frac{666.66}{12} = 56.47 \text{ dB}$$

ii) Determine the output voltage of an OP-amp for input voltages of $V_{i1} = 150 \mu\text{V}$, $V_{i2} = 140 \mu\text{V}$. The amplification has a differential gain of $A_d = 4000$ & the value of CMRR is:

- ① 100 ② 105.

Ans: Differential voltage, $V_d = V_{i1} - V_{i2} = 150 \times 10^{-6} - 140 \times 10^{-6} = 10 \mu\text{V}$

Common Mode Voltage, $V_c = \frac{V_{i1} + V_{i2}}{2} = \frac{150 \times 10^{-6} + 140 \times 10^{-6}}{2} = 145 \mu\text{V}$

Ques. We have, $V_o = A_d V_d \left(1 + \frac{1}{CMRR} \frac{V_c}{V_d}\right)$

$$= (4000) (10 \times 10^{-6}) \left(1 + \frac{1}{100} \frac{14.5 \times 10^{-6}}{10 \times 10^{-6}}\right)$$

$$= 40 \times 10^{-3} (1 + 0.145)$$

$$= \underline{\underline{4.58 \text{ mV}}}$$

(b) $V_o = (4000) (10 \times 10^{-6}) \left(1 + \frac{1}{10^5} \frac{14.5 \times 10^{-6}}{10 \times 10^{-6}}\right)$

$$= 40 \times 10^{-3} (1.000145)$$

$$= \underline{\underline{40.0058 \text{ mV}}}$$

Ques. Calculate the output voltage of a non-inverting amplifier.

for $V_i = 2V$, $R_f = 500 \text{ k}\Omega$ & $R_i = 100 \text{ k}\Omega$

Ans: Given $V_i = 2V$, $R_f = 500 \text{ k}\Omega$, $R_i = 100 \text{ k}\Omega$, $V_o = ?$

For Non-inverting amplifier,

$$V_o = \left(1 + \frac{R_f}{R_i}\right) V_i = \left(1 + \frac{500 \times 10^3}{100 \times 10^3}\right) 2 = 8(2) = \underline{\underline{12V}}$$

Ques. A 741C is an OP-AMP with $A = 100,000$ & a minimum CMRR_{dB} = 70 dB. What is the common-mode voltage gain? If a desired common-mode signal each has a value of 5mV, what is the output voltage?

Ans: Given $A = A_d = 100,000$, $(CMRR_{AB}) = 70 \text{ dB}$, $A_c = ?$

$$V_c = 5 \times 10^{-6} V, V_o = ?$$

We have $CMRR_{AB} = 20 \log_{10} \frac{A}{A_c}$

$$\Rightarrow 70 = 20 \log_{10} \frac{A}{A_c}$$

$$\Rightarrow \frac{A}{A_c} = 10^{70/20}$$

$$\Rightarrow A_c = \frac{A}{10^{70/20}} = \frac{100,000}{10^{70/20}} = \underline{\underline{31.622}}$$

We have

$$V_o(CM) = A_C V_C \\ = 31.622 \times 5 \times 10^{-6}$$

$$\underline{V_o(CM) = 158.11 \text{ mV}}$$

- Q) Assume that negative saturation occurs at 1V less than the supply voltage with an OP-AMP. How much inverting input voltage does it take to drive the OP-AMP of Q4 into negative saturation?

RUL: Given $V_{CC} = \pm 18V$, Negative Saturation Voltage = -17V

$$V_2 = ? \quad A = 2 \times 10^5 (\text{Assume})$$

Given negative saturation voltage = -17V, Output saturates negatively at -17V.

$$\therefore V_2 = \frac{17}{200,000} = \underline{\underline{85 \text{ mV}}} \quad [\because V_o = A V_2]$$

- Q) The input voltage to an OP-AMP is a large voltage step. The output is an exponential waveform that changes 0.75V in 5ms. What is the slew rate of the OP-AMP?


RUL: Given $dV = 0.75V$, $dt = 5\text{ms}$

$$\text{We have, } SR = \frac{dV}{dt} = \frac{0.75}{50 \times 10^{-3}} = \underline{\underline{15 \text{ V/MS}}}$$

- Q) An OP-AMP has Slew rate of 8V/MS. What is the power bandwidth for a peak output voltage of 5V?

RUL: Given $SR = 8 \text{ V/MS}$, $V_m = 5 \text{ V}$, $f_{max} = ?$

Highest freq @ Power bandwidth,




Fig(4)

$$f_{\text{max}} = \frac{SR}{2\pi V_H} = \frac{8/10^6}{2\pi \times 5} = 254.64 \text{ kHz}$$

⑧

- Q) In fig (i). What is the ac output voltage? If a compensating resistor needs to be added to non-inverting input, what size should it be?



Ans:

AC output voltage,

$$\begin{aligned} V_o &= \left(\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right) \\ &= \left[\frac{68k}{15k} (50 \times 10^{-3}) + \frac{68k}{22k} (90 \times 10^{-3}) + \frac{68k}{33k} (160 \times 10^{-3}) \right] \\ &= \underline{\underline{834.53 \text{ mV}}} \end{aligned}$$

Compensating resistor,

$$\begin{aligned} R_C &= R_1 \parallel R_2 \parallel R_3 \\ &= \frac{1}{\frac{1}{15k} + \frac{1}{22k} + \frac{1}{33k}} \\ &= \underline{\underline{7.02 \text{ k}\Omega}} \end{aligned}$$

If a summing circuit needs to be compensated by adding an equal resistance to the non-inverting input, the resistance is the Thevenin resistance looking from the inverting input back to the source.

- Q) What is the initial slope of a sine wave with a frequency of 15kHz & a peak value of 2V? What happens to the initial slope if the frequency increases to 30kHz?

Rul: Given ① $f = 15 \text{ kHz}$, $V_m = 2V$, $S_s(SR) = ?$

Initial Slope of a Sinc Wave.

$$\begin{aligned} S_s &= 2\pi f V_m \\ &= 2\pi \times 15 \times 10^3 \times 2 \\ &= \underline{188.49 \text{ mV/m}} \end{aligned}$$

⑥ $f = 30 \text{ kHz}$, $V_m = 2V$, $S_s = ?$


$$S_s = 2\pi f V_m = 2\pi \times 30 \times 10^3 \times 2 = \underline{376.99 \text{ mV/m}}$$

⑦ Find V_{out}

in fig (19). If

$$R = 10k\Omega, V_1 = -20 \text{ mV}$$


$$V_2 = -20 \text{ mV}$$



Fig(19)

Rul:

The given circuit is to draw



From circuit (1),


$$\begin{aligned} V_{01} &= -\frac{R}{R} V_1 \\ &= -(-20 \text{ mV}) \\ &= \underline{20 \text{ mV}} \end{aligned}$$

From circuit (2)

$$\begin{aligned} V_{out} &= -\left(\frac{R}{R} V_{01} + \frac{R}{R} V_2\right) \\ &\quad | V_{01} = V_2 - V_{01} \\ &= -(20 \text{ mV} - 20 \text{ mV}) \\ &= -20 \text{ mV} + 20 \text{ mV} \\ &= \underline{10 \text{ mV}} \end{aligned}$$

The given circuit is a Subtractor

Q) In the op-amp circuit of fig(20). Show that $V_o = (V_3 + V_4) - (V_1 + V_2)$ if all resistances are equal.



Fig(20)

RD:

Let us use superposition theorem.

case(i): Let $V_2 = V_3 = V_4 = 0$





Fig (i)

The resulting circuit is shown in fig (i). The circuit is an inverting amplifier. Of V1 is,

$$\therefore V_{o1} = -\frac{R_N}{R_1} V_1$$

$$V_{o1} = -V_1 \quad (\text{Let } R_1 = R_N)$$

case(ii): Let $V_1 = V_2 = V_4 = 0$



case(iii): Let $V_1 = V_2 = V_3 = 0$




Fig (iii)

From potential divider rule,

$$V^I = \frac{V_3 (R || R)}{R + (R || R)}$$

From potential divider rule,

$$V'' = \frac{V_4 (R || R)}{R + (R || R)}$$

$$\begin{aligned} V' &= V_3 \frac{\frac{RR}{R+R}}{R + \frac{RR}{R+R}} \\ &= V_3 \frac{\frac{R^2}{2R}}{R + \frac{R^2}{2R}} \\ &= V_3 \frac{R^2/2}{3R/2} \\ &= \frac{V_3}{3} - \textcircled{4} \end{aligned}$$

Now Fig (c) can be redrawn as




Fig (c)

The resulting circuit shown in Fig (c) is non-inverting amplifier.

∴ The output voltage V_{o3} is

$$V_{o3} = \left[1 + \frac{R}{(RIIR)} \right] V' - \textcircled{4*4}$$

using $\textcircled{4}$ in $\textcircled{4*4}$,

$$\begin{aligned} V_{o3} &= \left[1 + \frac{R}{(RR/R+R)} \right] \frac{V_2}{3} \\ &= \left(1 + \frac{R}{R^2/2R} \right) \frac{V_2}{3} \\ &= (1+2) \frac{V_2}{2} \end{aligned}$$

$$V_{o3} = V_2 - \textcircled{3}$$

From superposition theorem, the output voltage is



$$V_o = V_{o1} + V_{o2} + V_{o3} + V_{o4} = (V_3 + V_4) - \underline{(V_1 + V_2)}$$

$$\begin{aligned} \Rightarrow V'' &= V_4 \frac{(RR/R+R)}{R + (RR/R+R)} \\ \Rightarrow V'' &= \frac{V_4}{3} - \textcircled{4*4} \end{aligned}$$

$$\text{III*4} \quad V_{o4} = \left[1 + \frac{R}{(RIIR)} \right] V''$$

$$V_{o4} = V_4 - \textcircled{4}$$

For the fig(2),
determine V_o .

Ans:

From circuit(1), o/p of voltage follower is,

$$V_o' = V_i = 1.5V$$

From circuit(2), output V_o is,

$$V_o = -\left(\frac{100k}{20k}\right)V_o' = -5(1.5) = \underline{\underline{-7.5V}}$$

2) Determine the input bias current and input offset current to an op-amp if the current into non-inverting and inverting terminals are 8.3mA and 7.9mA respectively.

Ans: Given $I_1 = 8.3mA$, $I_2 = 7.9mA$, $I_{ib} = ?$, $I_{io} = ?$

Input bias current. $I_{ib} = \frac{I_1 + I_2}{2} = \frac{8.3 + 7.7}{2} = 8.0mA$

Input offset current. $I_{io} = |I_1 - I_2| = |8.3 - 7.9| = 0.4mA$

3) How long does it take the output voltage of an op-amp to go from -8V to 7V, if the slew rate is 0.5V/μs?

Ans: Given $dV_o = 7 - (-8) = 15V$, $SR = \frac{0.5}{10^6} V/\mu s$. $dt = ?$

We have $SR = \frac{dV_o}{dt} \Rightarrow dt = \frac{dV_o}{SR} = \frac{15}{0.5/10^6} = \underline{\underline{30\mu s}}$

4) For the inverting amplifier, $R_i = 20\text{k}\Omega$, $R_f = 100\text{k}\Omega$ &
 $V_{in} = 1\text{mV}$, calculate

- ④ Closed-loop gain ⑥ Input resistance R_{in} by source
- ⑤ Output voltage ⑦ Input current ⑧ Current entering
 the OP-AMP input terminals ⑨ Current through feedback

Given: Given, $R_i = 20\text{k}\Omega$, $R_f = 100\text{k}\Omega$, $V_{in} = 1\text{mV}$, $A(A_d) = ?$.

$$R_{in} = ?, I_{in} = ?, V_o = ?, I_{op-amp} = ?, I_f = ?$$

② We have,

$$A = -\frac{R_f}{R_i} = -\frac{100 \times 10^3}{20 \times 10^3} = -5//$$

③ $R_{in} = R_i = \underline{20\text{k}\Omega}$

④ Output Voltage, $V_o = +AV_{in} = -5 \times 1 \times 10^{-3} = \underline{-5\text{mV}}$

⑤ $I_{in} = \frac{V_{in} - V_i}{R_i} = \frac{1 \times 10^{-3} - 0}{20 \times 10^3} = 50\text{nA} //$. [From virtual ground, $V_i = V_2 = 0$]

⑥ $I_{op-amp} = 0$ (\because No current flows into OP-AMP input terminals)

⑦ $I_b = I_{in} = \underline{50\text{nA}}$

5) A Sinusoidal Signal with peak value 6mV & of 20kHz is applied to the input of an ideal OP-AMP integrator. Given $R = 100\text{k}\Omega$ & $C = 1\text{nF}$. Find the output voltage.

Given: Given $R = 100\text{k}\Omega$, $C = 1\text{nF}$, $V_M = 6\text{mV}$, $f = 20\text{kHz}$. $V_o = ?$

$$V_{in} = V_M \sin \omega t = 6 \times 10^{-3} \sin(2\pi f t) = 6 \times 10^{-3} \sin(40000\pi t)$$

Output Voltage,

$$V_o = -\frac{1}{RC} \int_0^t V_{in} dt + V_o(0)$$

$$= -\frac{1}{100 \times 10^3 \times 1 \times 10^{-9}} \int_0^t 6 \times 10^{-3} \sin(40000\pi t) dt$$

Assume $V_o(0) = 0$
Initial V _o across capacitor = 0

$$= -10 \left[(6 \times 10^{-3}) \left(\frac{-\cos(40000\pi t)}{40000\pi} \right)^+ \right]$$

$$V_o = 477.46 [\cos(40000\pi t) - 1] \text{ mV}$$


(14)

26. The input to a ideal differentiator is a Sinusoidal Voltage of Peak Voltage 6MV & frequency 20 KHz. Find the output Voltage, Given $R = 100\text{ k}\Omega$ & $C = 1\text{ nF}$.


Given: Given $R = 100\text{ k}\Omega$, $C = 1\text{ nF}$, $V_m = 6\text{ MV}$, $f = 20\text{ KHz}$.

$$V_{in} = V_m \sin(\omega t) = 6 \times 10^3 \sin(40000\pi t)$$

Output Voltage, $V_o = -RC \frac{dV_{in}}{dt}$



27. Determine the output Voltage of a ideal differentiator for the input shown in fig (27). Given $RC = 1\text{ ms}$.



Fig(27)

Given: Given $RC = 1\text{ ms}$

Case(I): For $0 < t < 5\text{ ms}$

$$\frac{dV_{in}}{dt} = \frac{5 - (-5)}{(5 - 0)} = 2\text{ V/ms} \quad @$$

$$\begin{aligned} & \frac{x_2 - y_2}{x_2 - x_1} = \frac{y - y_1}{x - x_1} \\ & (0, -5) \quad (5, 5) \\ & \Rightarrow y = 2x - 5 \\ & @ V_{in} = 2t - 5 \\ & \text{Dif- } L \cdot \frac{d}{dt} + t \\ & \frac{dV_o}{dt} = 2\text{ V/ms} \end{aligned}$$


$$\therefore V_o = -RC \frac{dV_{in}}{dt} = -1 \times 10^6 \frac{2}{10^6} = \underline{\underline{-2V}}$$

Calc (ii): For $5\text{mA} < t < 10\text{mA}$

$$\frac{dV_{in}}{dt} = \frac{-5-5}{(10-5)} = \frac{-10}{5} = -2\text{V/Ms} \quad \textcircled{2}$$

$$\begin{aligned}\therefore V_o &= -RC \frac{dV_{in}}{dt} \\ &= -1 \times 10^6 \left(-\frac{2}{10^6} \right)\end{aligned}$$

$$= \underline{\underline{2V}}$$



(5, 5)

(10, -5)

$\frac{-5-5}{10-5} = \frac{y-5}{x-5}$

$$\frac{-10}{5} = \frac{y-5}{x-5}$$

$$y-5 = -2x + 10$$

$$y = -2x + 15$$

$$\frac{dy}{dx} = -2\text{V/Ms}$$




Fig 27

27 Calculate

① The output offset Voltage due to Input offset Voltage = 1.2mV

② The output offset Voltage due to Input offset Current = 100nA .

③ The output offset Voltage due to Input offset Voltage = 4mV & Input offset current = 1.50nA .

8. Given $V_{io} = 1.2\text{mV}$

Output offset voltage.

$$V_{oo}(\text{due to } V_{io}) = V_{io} \left(\frac{R_f + R_b}{R_b} \right) = 1.2 \times 10^{-3} \left(\frac{2k + 150k}{2k} \right)$$

$$V_{oo}(\text{due to } V_{io}) = \underline{\underline{91.2\text{mV}}}$$

⑥ $V_{o0} (\text{due to } I_{io}) = I_{io} R_f = 100 \times 10^3 \times 150 \times 10^3 = 15 \text{ mV}$

⑦ $V_{o0} = V_{o0} (\text{due to } V_{io}) + V_{o0} (\text{due to } I_{io})$
 $= V_{io} \left(1 + \frac{R_f}{R_i}\right) + I_{io} R_f$
 $= 4 \times 10^{-3} \left(1 + \frac{150 \text{ k}}{2 \text{ k}}\right) + 150 \times 10^3 (150 \text{ k})$
 $= 304 \times 10^{-3} + 22.5 \times 10^{-3}$
 $= 326.5 \text{ mV}$

21) Calculate the input bias currents at each input of an op-amp having input bias current = 30 nA & Input offset current = 5 nA

Rul:

We have: $I_1 = I_{ib} + \frac{I_{io}}{2}$ & $I_2 = I_{ib} - \frac{I_{io}}{2}$
 $= 30 \times 10^{-9} + \frac{5 \times 10^{-9}}{2}$ $= 30 \times 10^{-9} - \frac{5 \times 10^{-9}}{2}$
 $= 32.5 \text{ nA}$ $= 27.5 \text{ nA}$

22) For an op-amp having a slew rate of 2 V/μs, what is the maximum closed-loop voltage gain that can be used when the input signal varies by 0.5V in 10μs?


Rul:

We have $V_o = A V_{in}$

 $\Rightarrow dV_o = A dV_{in}$
 $\Rightarrow \frac{dV_o}{dt} = A \frac{dV_{in}}{dt}$
 $\Rightarrow A = \frac{dV_o/dt}{dV_{in}/dt} = \frac{SR}{dV_{in}/dt} = \frac{2/10^{-6}}{0.5/10 \times 10^{-6}} = 40$

Maximum closed-loop V/I gain = 40.

- Q) For the signal & circuit of fig ①, determine the max frequency that may be used.
OP-amp SLEW rate = 0.5 V/Ms .



Rul:
Gain $A = \left| \frac{R_f}{R_i} \right| = \frac{240 \times 10^3}{10 \times 10^3} = 24$

Output Voltage (maximum)

$$V_{\text{m}} = A V_i = 24 \times 0.02 = 0.48 \text{ V}$$

We have $\omega_n \leq \frac{SR}{V_m}$ @ $f_m \leq \frac{SR}{2\pi V_m}$
 $\leq \frac{0.5 / 10^6}{0.48} \leq \frac{0.5 / 10^6}{2\pi \times 0.48}$

$\underline{\omega_n \leq 1.041 \times 10^6 \text{ rad/s}}$ @ $\underline{f_m \leq 165.78 \text{ kHz}}$

since the signal's frequency ($\omega = 300 \times 10^3 \text{ rad/s}$) is less than the maximum freq ω_n , no output distortion will result.

- Q) For the circuit shown in fig ②,

① Calculate A_1 ,

② Calculate A_2 ,


③ Find the total gain

④ Find V_o' & V_o for $V_i = A \sin \omega t (V)$

Rul:

① $A_1 = -\frac{20k\Omega}{5k\Omega} = \underline{-4}$ ② $A_2 = 1 + \frac{10k\Omega}{5k\Omega} = \underline{3}$

③ $A = A_1 A_2 = \underline{-12}$



$$\textcircled{1} \quad V_o' = (-2) A \sin \omega t = -2A \sin \omega t \text{ (V)}$$

$$\therefore V_o = A_2 V_o' = 3 (-2A \sin \omega t) = -6A \underline{\sin \omega t} \text{ (V)}$$

Q33 Design an op-amp circuit for $V_o = 2V_1 - 3V_2 + 4V_3 - 5V_4$

$$\text{Sol: } V_o = 2V_1 - 3V_2 + 4V_3 - 5V_4$$

$$\Rightarrow V_o = (2V_1 + 4V_3) - (3V_2 + 5V_4)$$

$$\boxed{V_o = V_{o1} - V_{o2}} \rightarrow \text{Invert } V_{o1} = 2V_1 + 4V_3$$

$$V_{o2} = 3V_2 + 5V_4$$

Eqn ① is the expression for output voltage of subtractor.

Consider

$$V_{o1} = 2V_1 + 4V_3$$

Comparing with,

$$V_{o1} = \frac{R_{b1}}{R_1} V_1 + \frac{R_{b1}}{R_3} V_3$$

$$\Rightarrow \frac{R_{b1}}{R_1} = 2, \quad \frac{R_{b1}}{R_3} = 4$$

$$\text{Let } R_{b1} = 100\text{k}\Omega,$$

$$\therefore R_1 = 50\text{k}\Omega, \quad R_3 = 25\text{k}\Omega$$

Consider

$$V_{o2} = 3V_2 + 5V_4, \text{ Comparing with}$$


$$V_{o2} = \frac{R_{b2}}{R_2} V_2 + \frac{R_{b2}}{R_4} V_4$$

$$\Rightarrow \frac{R_{b2}}{R_2} = 3, \quad \frac{R_{b2}}{R_4} = 5$$

$$\text{Let } R_{b2} = 150\text{k}\Omega$$

$$\therefore R_2 = 50\text{k}\Omega, \quad R_4 = 30\text{k}\Omega$$

The op-amp circuit is shown below



Syllabus: Introduction, Switching and logic levels, Digital Waveform, Number System: Decimal number system, Binary number system, Converting Decimal to Binary, Hexadecimal Number System, Converting Binary to Hexadecimal, Hexadecimal to Binary, Converting Hexadecimal to Decimal, Converting Decimal to Hexadecimal, Octal numbers: Binary to octal conversion, Complement of Binary Numbers, Boolean algebra theory, DeMorgan's theorem, Digital Circuits: logic gates, NOT gate, AND gate, OR gate, XOR gate, NAND gate, NOR gate, X-NOR gate, Algebraic Simplification, NAND & NOR implementation: NAND implementation, NOR implementation, Half adder, Full adder.



* Introduction:

→ A continuously varying signal (Voltage or current) is called an analog signal

Ex: Sinusoidal Voltage (fig 1)

→ A Signal (Voltage or current) which is having only two discrete values is called a digital signal

Ex: Square wave (fig 2)




Analog domain	Digital domain
① An analog signal can have infinite number of values	① A digital signal can have only two values (5V or 0V) These values are, high(ON) & low(OFF)(0)
② Analog systems are generally difficult to design	② Digital systems are generally easier to design.
③ Information storage is difficult	③ Information storage is easy
④ Accuracy & precision are less	④ Accuracy & precision are greater
⑤ Operation cannot be programmed	⑤ Operation can be programmed
⑥ Analog circuits are affected by noise	⑥ Digital circuits are less affected by noise
⑦ Analog signals consume less bandwidth(BW)	⑦ Digital signals consume more BW.
⑧ Analog circuit are constructed using R,L,C & op-amp etc	⑧ Digital circuit are constructed using adder, multiplier, memory etc

* Switching and Logic levels:

The switching circuit is shown in Fig(3).

When the switch 'S' is open @ OFF @ False @ NO @ Low, the output voltage is $V_o = 5V$ @ ON @ High @ True @ Yes.


When the switch 'S' is closed @ ON @ True @ Yes, the output $V_o = 0V$ @ Low @ OFF @ False.



Fig(3): Switching circuit

Therefore input '0' results in output '1' & vice versa i.e. hence this circuit is called as switching circuit @ State inversion circuit @ Inverter
 ④ NOT gate.

NOT gate symbol is shown in fig(4)




Fig(4)

A	Y
0	1
1	0

Fig(5)

Fig(5) Shows the truth table (input-output relationship) of NOT gate



Fig(6)

Fig(6) Shows the input-output waveforms of NOT gate.

Note:

(Ques 1)

- The branch of electronics which deals with digital circuits is called digital electronics.
- An electronic circuit that handles only a digital signal (Low @ high) is called a digital circuit.

③ Buffer: (Noninverter)



Buffer symbol

A	Y
0	0
1	1

Buffer truth table

- Types of Number System (digital number system)
- Decimal EX: $(15)_{10}$ @ 15_{10} (use 0 to 9)

- ⑥ **Binary** Ex: $(101)_2 @ 101_2$ (Use 0 and 1)
 ⑦ **Octal** Ex: $(37)_8 @ 37_8$ (Use 0 to 7)
 ⑧ **Hexadecimal** Ex: $(3AC)_{16} @ 2AC_{16}$ (Use 0 to 9 &
 etc. A, B, C, D, E, F)

- ⑨ Each binary digit (0 or 1) is **bit**
 A string of four bits is **nibble** (1010)
 A string of eight bits is **byte**. ($1010\ 0110$)

- ⑩ Digital circuit which performs **Logic operation** (Boolean algebra) are **logic gates**

- ⑪ Branch of algebra which deals with only 0's & 1's
 is called **Boolean algebra**. (Algebra used to symbolically
 describe logic functions)

* Digital Waveform:

Ideally:

$$\text{High} = 5V = 1$$

$$\text{Low} = 0V = 0$$

Practically:

Voltages at different points
 may slightly vary (due to
 internal resistance, parasitic
 effects & loading effects.)




Fig 7: Voltage ranges for logic levels

∴ High Voltage = Voltage between $+5V$ & $V_{OH(\min)}$
 (Ex: 5V to 3.5V)

Low Voltage = Voltage between $0V$ & $V_{OL(\max)}$
 (Ex: 0V to 0.2V)

Forbidden region = $V_{OH(\min)} - V_{OL(\max)}$ (Ex: $3.5 - 0.2 = 2.3V$)
 [Neither $H(1)$ @ $L(0)$]

* Number System :

There are four number systems that are used in digital system:

- 1) Decimal
- 2) Binary
- 3) Octal
- 4) Hexadecimal.

①. Decimal number system

→ Decimal number system uses the digits 0 to 9 (10)

→ Any number N in a positional number system $\textcircled{1}$
radix-weighted positional number system is represented by,

$$N = d_{n-1} d_{n-2} \dots d_1 d_0 d_{-1} \dots d_{-m} \quad \text{--- } \textcircled{1}$$

$$= d_{n-1} \times r^{n-1} + d_{n-2} \times r^{n-2} + \dots + d_0 \times r^0 + \\ d_{-1} \times r^{-1} + \dots + d_{-m} \times r^{-m} \quad \text{--- } \textcircled{2}$$

where, $d_i \rightarrow$ digit in the number system $[0 \leq d_i \leq (r-1)]$

$r \rightarrow$ base or radix of the number system.

$n \rightarrow$ number of digits in the integer part of N .

$m \rightarrow$ number of digits in the fraction part of N .

Ex: $2438 = 2 \times 10^3 + 4 \times 10^2 + 3 \times 10^1 + 8 \times 10^0$

$$= 2 \times 10^3 + 4 \times 10^2 + 3 \times 10^1 + 8 \times 10^0$$

$N = 2438, d_{n-1} = 2, d_{n-2} = 4, \dots, d_0 = 8, r = 10, n = 4$

②. Binary number system

→ Binary number system uses the digits 0 & 1 (2)

→ Ex: $1101 = 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 \quad \text{--- } \textcircled{3}$

$$= 8 + 4 + 0 + 1$$

$$= 13_{10}$$

Comparing $\textcircled{2}$ & $\textcircled{3}$, we can write $d_3 = 1, d_2 = 1, d_1 = 0, d_0 = 1$

$$N = 1101, r = 2, n = 4.$$

③ Octal number SYSTEM

→ Octal number system uses the digits 0 to 7 (8)

$$\rightarrow \text{Ex: } 4367_2 = 4 \times 8^4 + 3 \times 8^3 + 6 \times 8^2 + 7 \times 8^1 + 2 \times 8^0 - ④$$

$$= 16384 + 1536 + 384 + 56 + 2$$

$$= 18362_{10}$$

Comparing ② & ④, we can write,

$$d_4 = 4, d_3 = 3, d_2 = 6, d_1 = 7, d_0 = 2, n = 5, r = 8$$

$$N = 4367_2$$

④ Hexadecimal number SYSTEM

→ Hexadecimal number system uses the digits 0 to 9

& A, B, C, D, E, F (16)

$$\rightarrow \text{Ex: } AB3 = 10 \times 16^2 + 11 \times 16^1 + 3 \times 16^0 - ⑤$$

$$= 2560 + 176 + 3$$

$$= 2739_{10}$$

Comparing ② & ⑤, we can write

$$d_2 = A = 10, d_1 = B = 11, d_0 = 3, n = 3, r = 16, N = AB3$$

* Conventions:

① Decimal to Binary:

② Convert the decimal number 109 to binary

Ans:

2	109
2	54 - 1
2	27 - 0
2	13 - 1
2	6 - 1
2	3 - 0
1	- 1

$$\therefore (109)_{10} = (1101101)_2$$

⑥ Perform the following:

$$(i) (69)_{10} = (?)_2 \quad (ii) 53.75_{10} = ?_2 \quad (iii) 0.375_{10} = ?_2$$

Ans:

$$\begin{array}{r} 69 \\ 2 \mid 34 -1 \\ 2 \mid 17 -0 \\ 2 \mid 8 -1 \\ 2 \mid 4 -0 \\ 2 \mid 2 -0 \\ 1 -0 \end{array}$$

$$\therefore (69)_{10} = (1000101)_2$$

(ii) Consider Integer Part (Whole)

$$\begin{array}{r} 53 \\ 2 \mid 26 -1 \\ 2 \mid 13 -0 \\ 2 \mid 6 -1 \\ 2 \mid 3 -0 \\ 1 -1 \end{array}$$

$$\therefore (53)_{10} = (110101)_2$$

Consider fractional Part

$$\begin{array}{l} 0.75 \times 2 = 1.5 \quad 1 \\ 0.5 \times 2 = 1 \quad 1 \\ \vdots \end{array}$$

$$\therefore 0.75_{10} = 0.11_2$$

$$\therefore (53.75)_{10} = (110101.11)_2 //$$

Integer

$$\begin{array}{ll} 0.375 \times 2 = 0.75 & 0 \\ 0.75 \times 2 = 1.5 & 1 \\ 0.5 \times 2 = 1 & 1 \end{array}$$

$$\therefore 0.375_{10} = 0.011_2 //$$

② Binary to Decimal:

Convert the following binary numbers to decimal numbers.

$$(i) 1101 \quad (ii) 10001.11 \quad (iii) 0.1011$$

Ans: $1101 = 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = 8 + 4 + 1 = (13)_{10}$

$$(ii) 10001.11 = 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^1 + 1 \times 2^{-2} = 16 + 8 + 1 + 0.25 = (17.75)_{10} //$$

$$(iii) 0.1011 = 1 \times 2^{-1} + 1 \times 2^{-3} + 1 \times 2^{-4} = 0.5 + 0.125 + 0.0625 = (0.6875)_{10} //$$

Q) Perform the following (i) $(0.1011)_2 = (?)_{10}$

Ans:

$$\begin{aligned} 0.1011 &= 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4} \\ &= 0.5 + 0 + 0.125 + 0.0625 \\ (0.1011)_2 &= (0.6875)_{10} \end{aligned}$$

Q) Decimal to octal:

Q) Convert the following decimal numbers to octal numbers
 (i) 359 (ii) 658.825 (iii) 0.245 (iv) 254

Ans:

(i) 359

$$\begin{array}{r} 8 | 44 \quad -7 \\ 8 | 5 \quad -4 \end{array}$$

$\therefore (359)_{10} = (547)_8$

(ii) Consider integers
Point (Whole no.)

$$\begin{array}{r} 8 | 658 \\ 8 | 82 \quad -2 \\ 8 | 10 \quad -2 \\ 1 \quad -2 \end{array}$$

Consider fractional point
 Integer

$$\begin{aligned} 0.825 \times 8 &= 6.6 & 6 \\ 0.6 \times 8 &= 4.8 & 4 \\ 0.8 \times 8 &= 6.4 & 6 \\ 0.4 \times 8 &= 3.2 & 3 \end{aligned}$$

$\therefore (658)_{10} = (1222)_8$, $0.825_{10} = 0.6463_8$

$\therefore (658.825)_{10} = (1222.6463)_8$

(iii)

$0.245 \times 8 = 1.96$	Integer
$0.96 \times 8 = 7.68$	1
$0.68 \times 8 = 5.44$	7
$0.44 \times 8 = 3.52$	5
$\therefore (0.245)_{10} = (0.1753)_8$	3

(iv)

$$\begin{array}{r} 8 | 254 \\ 8 | 31 \quad -6 \\ 3 \quad -7 \end{array}$$

$(254)_{10} = (376)_8$

Q) Perform the following upto 2 octal places
 $(0.44)_{10} = ?_8$

Sol:

Integers

$$0.44 \times 8 = 3.52 \quad 3 \\ 0.52 \times 8 = 4.16 \quad 4 \downarrow$$

~~0.44~~

$$\therefore [0.44]_{10} = 0.34_8 //.$$

7

4) Octal to Decimal:

④ Perform the following

(i) $(133)_8 = (?)_{10}$ (ii) $372_8 = ?_{10}$ (iii) $24.6_8 = ?_{10}$

(iv) $0.76_8 = ?_{10}$

Sol:

(i) $133_8 = 1 \times 8^2 + 3 \times 8^1 + 3 \times 8^0 = 64 + 24 + 3 = 91_{10} //$

(ii) $372_8 = 3 \times 8^2 + 7 \times 8^1 + 2 \times 8^0 = 192 + 56 + 2 = 250_{10} //$

(iii) $24.6_8 = 2 \times 8^1 + 4 \times 8^0 + 6 \times 8^{-1} = 16 + 4 + 0.75 = 20.75_{10} //$

(iv) $0.76_8 = 7 \times 8^{-1} + 6 \times 8^{-2} = 0.875 + 0.09375 = 0.96875_{10} //$

⑤ Convert the following octal number to decimal number

(i) 564 (ii) 234.56

Sol: (i) $564_8 = 5 \times 8^2 + 6 \times 8^1 + 4 \times 8^0 = 320 + 48 + 4 = 372_{10} //$

(ii) $234.56_8 = 2 \times 8^2 + 3 \times 8^1 + 4 \times 8^0 + 5 \times 8^{-1} + 6 \times 8^{-2}$
 $= 128 + 24 + 4 + 0.625 + 0.09375$
 $= 156.71875_{10} //$

5) Decimal to Hexadecimal

⑥ Perform the following

(i) $(541)_{10} = (?)_{16}$ (ii) $378_{10} = ?_{16}$

Rul:

(i)
$$\begin{array}{r} 16 \mid 541 \\ 16 \quad \boxed{33} - 13(10) \\ \hline 2 \quad -1 \end{array}$$

$\therefore [541]_{10} = (21D)_{16}$

(ii)
$$\begin{array}{r} 16 \mid 378 \\ 16 \quad \boxed{23} - 10(A) \\ \hline 1 \quad -7 \end{array}$$

$\therefore [378]_{10} = 17A_{16}$

Q) convert the following decimal number to Hexadecimal number.

(i) 5386.345 (iii) 0.256 Upto 3 Hexadecimal places

Rul:

(i) Consider integer Part (Whole number)

$$\begin{array}{r} 16 \mid 5386 \\ 16 \quad \boxed{336} - 10(A) \\ \hline 16 \quad 21 \quad -0 \\ \hline 1 \quad -5 \end{array}$$

$\therefore 5386_{10} = 150A_{16}$

Consider fractional part

Fractional part	Integer
$0.345 \times 16 = 5.52$	5
$0.52 \times 16 = 8.32$	8
$0.32 \times 16 = 5.12$	5
$0.12 \times 16 = 1.92$	1

$\therefore 0.345_{10} = 0.5851_{16}$

$\therefore [5386.345]_{10} = (150A.585)_{16} //.$

(ii)

Integer

$0.256 \times 16 = 4.096$

4

$0.096 \times 16 = 1.536$

1

$0.536 \times 16 = 8.576$

8

↓

$\therefore 0.256_{10} = 0.418_{16} //$

⑥ Hexadecimal to decimal

⑦ Perform the following

$$(i) (\text{FACE})_{16} = (?)_{10} \quad (ii) (\text{AB.32})_{16} = (?)_{10}$$

Sol:

$$\begin{aligned}(i) (\text{FACE})_{16} &= F \times 16^3 + A \times 16^2 + C \times 16^1 + E \times 16^0 \\&= 15 \times 16^3 + 10 \times 16^2 + 12 \times 16^1 + 14 \times 1 \\&= 61440 + 2560 + 192 + 14\end{aligned}$$

$$(\text{FACE})_{16} = (64206)_{10} //.$$

$$\begin{aligned}(ii) (\text{AB.32})_{16} &= A \times 16^1 + B \times 16^0 + 3 \times 16^{-1} + 2 \times 16^{-2} \\&= 10 \times 16 + 11 \times 1 + \frac{3}{16} + \frac{2}{16^2} \\&= 160 + 11 + 0.1875 + 0.0078125\end{aligned}$$

$$(\text{AB.32})_{16} = (171.1953125)_{10}$$

⑧ Convert the following hexadecimal number to decimal number.

$$(i) 3ABH.12 \quad (ii) ABCDE$$

$$\begin{aligned}\underline{\text{Sol:}} \quad 3ABH.12 &= 3 \times 16^3 + A \times 16^2 + B \times 16^1 + 1 \times 16^0 + 1 \times 16^{-1} + 2 \times 16^{-2} \\&= 3 \times 16^3 + 10 \times 16^2 + 11 \times 16^1 + 1 \times 1 + \frac{1}{16} + \frac{2}{16^2} \\&= 12288 + 2560 + 176 + 1 + 0.0625 + 0.0078125\end{aligned}$$

$$3ABH.12_{16} = 15028.07031_{10} //$$

$$\begin{aligned}(iii) \quad \underline{\text{ABCDE}}_{16} &= A \times 16^4 + B \times 16^3 + C \times 16^2 + D \times 16^1 + E \times 16^0 \\&= 10 \times 16^4 + 11 \times 16^3 + 12 \times 16^2 + 13 \times 16^1 + 14 \times 1 \\&= 655360 + 45056 + 3072 + 208 + 14\end{aligned}$$

$$\text{ABCDE}_{16} = 703710_{10} //$$

Note:

- ① What is the largest number that can be represented using eight bits?

Sol: $N = 8$

$$\text{Largest number} = 2^N - 1 = 2^8 - 1 = 255_{10} = \underline{\underline{1111111}}_2$$

- ② Determine the value of base x , if

(i) $(225)_x = (341)_8$ (ii) $(211)_x = (152)_8$

Sol:

(i) Given

$$(225)_x = (341)_8 \quad \text{--- (1)}$$

Convert $(341)_8$ to decimal

$$(341)_8 = 3 \times 8^2 + 4 \times 8^1 + 1 \times 8^0 \\ = 192 + 32 + 1$$

$$(341)_8 = (225)_{10} \quad \text{--- (2)}$$

From (1) & (2), we get

$$\boxed{x = 10}$$

(ii) Given

$$(211)_x = (152)_8$$

Convert $(152)_8$ to decimal

$$(152)_8 = 1 \times 8^2 + 5 \times 8^1 + 2 \times 8^0 \\ = 64 + 40 + 2$$

$$(152)_8 = (106)_{10} \quad \text{--- (1)}$$

$$\therefore (211)_x = 2x^2 + 1x^1 + 1x^0$$

$$(211)_x = 2x^2 + x + 1 \quad \text{--- (2)}$$

From (1) & (2), we get

$$2x^2 + x + 1 = 106$$

$$\Rightarrow 2x^2 + x - 105 = 0$$

$$x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a} \quad \begin{array}{l} a=2 \\ b=1 \\ c=-105 \end{array}$$

$$= -1 \pm \frac{\sqrt{100^2 + 4 \times 2 \times 105}}{2 \times 2}$$

$$= -1 \pm \frac{29}{4}$$

$$= -7 \quad \textcircled{a} \quad -7.5$$

$$\therefore \boxed{x = 7} //$$

③ Octal - binary numbers

Octal number	Binary Equivalent
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Table ①

(iv) To write any number

in binary we use

$\begin{array}{cccccc} h & 3 & 2 & 1 & 0 \\ 2 & 2 & 2 & 2 & 2 \end{array}$ (Using)
 (10) (8) (4) (2) (1) (5 bits)

Ex:

$$10 = 8 + 2 \rightarrow 01010$$

$$14 = 8 + 4 + 2 \rightarrow 01110$$

(v) Hexadecimal - binary - decimal

Decimal number	Hexadecimal number	Binary Equivalent
0	0	0000
1	1	0001
2	2	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
10	A	1010
11	B	1011
12	C	1100
13	D	1101
14	E	1110
15	F	1111

Table ②

Extra numerical:

- i) Convert octal 143 to binary

Ans: $143_8 = (001\ 100\ 011)_2$ [From Table ①]

- ii) Perform the following

$$(i) (232.76)_8 = (?)_2 \quad (ii) (43.26)_8 = ?_2$$

Ans: (i) $232.76_8 = (010\ 011\ 010 \cdot 11110)_2 //.$

$$(i) 43.26_8 = (100011.010110)_2 //.$$

6) Perform the following

$$(i) (110101)_2 = (?)_8 \quad (ii) (10100)_2 = (?)_8$$

$$(iii) (1101001.1101)_2 = ?_8$$

Rule:

$$(i) \underbrace{110}_{6} \underbrace{101}_{5} \therefore (10101)_2 = (65)_8 //$$

$$(ii) (10100)_2 = \underbrace{010}_2 \underbrace{100}_4 = \underline{\underline{(24)}_8}$$

$$(iii) 1101001.1101 = \underbrace{001101001}_1. \underbrace{110100}_2 = \underline{\underline{(151.64)}_8}$$

7) Perform the following

$$(i) FAFB_{16} = ?_2 \quad (ii) (A3.D2H)_{16} = (?)_2$$

Rule:

$$(i) FAFB_{16} = \underbrace{1111}_{F(15)} \underbrace{1010}_{A(10)} \underbrace{1111}_{F(15)} \underbrace{1011}_{B(11)}$$

$$\therefore FAFB_{16} = 1111101011111011_2 //$$

$$(ii) (A3.D2H)_{16} = \underbrace{1010}_{A(10)} \underbrace{0011}_3 \cdot \underbrace{1101}_{D(13)} \underbrace{0010}_2 \underbrace{0100}_4$$

$$\therefore (A3.D2H)_{16} = (10100011.110100100100)_2 //$$

8) Perform the following

$$(i) (4567)_{10} = (?)_2 = (?)_8 = (?)_{16}$$

$$\text{Rule: } (ii) (101101110.11011)_2 = (?)_{16}$$

(i)	$\begin{array}{r} 4567 \\ 2283-1 \\ 21141-1 \\ 2570-1 \\ 2285-0 \\ 2142-1 \\ 271-0 \\ 235-1 \\ 217-1 \\ 28-1 \\ 24-0 \\ 22-0 \\ 1-0 \end{array}$	$\begin{array}{r} 001000111010111 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ 1 \quad 0 \quad 7 \quad 2 \quad 7 \end{array}$
		$\therefore (1000111010111)_2 = \underline{\underline{10727}}_8$

$\begin{array}{r} 0001000111010111 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ 1 \quad 1 \quad D \quad 7 \end{array}$
$\therefore (1000111010111)_2 = (11D7)_{16}$

$$\therefore (4567)_{10} = (1000111010111)_2$$

$$\boxed{\therefore (4567)_{10} = (1000111010111)_2 = (10727)_8 = (11D7)_{16}}$$

(ii)

$$\begin{array}{r} 0010110110.11011000 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ 1 \quad 6 \quad E \cdot D \quad 8 \end{array}$$

$$\boxed{(101101110.11011)_2 = (16E \cdot D8)_{16}}$$

* Binary addition: [0 & 1]

Rules

①	$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \end{array}$	②	$\begin{array}{r} 0 \\ + 1 \\ \hline ? \end{array}$	③	$\begin{array}{r} 1 \\ + 0 \\ \hline ? \end{array}$	④	$\begin{array}{r} 1 \\ + 1 \\ \hline ? \end{array}$	$\begin{array}{r} 1 \\ + 1 \\ \hline \frac{2}{2} \end{array}$
	\uparrow Carry	\uparrow Sum	Carry	\uparrow Sum	Carry	\uparrow Sum	Carry	\uparrow Sum

$$\textcircled{5} \quad \begin{array}{r} & 1 \\ & | \\ & + 1 \\ \hline 1 & 1 \\ \uparrow & \uparrow \\ \text{carry} & \text{sum} \end{array}$$

$$\boxed{\begin{array}{r} 1 \\ + 1 \\ \hline 3 \end{array} \quad \begin{array}{r} 2 \cancel{1} \\ \uparrow \quad \uparrow \\ \text{carry} \quad \text{sum} \end{array}}$$

Q Add the following binary numbers

④ $11011 + 10111$ ⑤ $101 + 011$ ⑥ $11.01 + 10.11$

Ans: ④ $\begin{array}{r} 11011 \\ + 10111 \\ \hline \underline{110010} \end{array}$ ⑤ $\begin{array}{r} 101 \\ + 011 \\ \hline \underline{1000} \end{array}$ ⑥ $\begin{array}{r} 11.01 \\ + 10.11 \\ \hline \underline{110.00} \end{array}$

* Octal & hexadecimal addition: [(0-7 for octal) & (0-9 & A-F for Hexa)]

Q Perform the following

(i) $(43.26)_8 + (31.42)_8$ (ii) $(ABCD)_{16} + (AB32)_{16}$

Ans: (i) $\begin{array}{r} 43.26_8 \\ + 31.42_8 \\ \hline \underline{74.70} \end{array}$ (ii) $\begin{array}{r} 6 \\ 2 \\ 8818 \\ \hline 10 \\ + AB32_{16} \\ \hline \underline{156FF_{16}} \end{array}$

* Binary subtraction:

$$\begin{array}{r} 10 \\ \hline 1-5 \end{array}$$

Rules

① $0 - 0$	② $0 - 1$	③ $1 - 0$	④ $1 - 1$
$\begin{array}{r} - 0 \\ \hline 0 \end{array}$	$\begin{array}{r} - 1 \\ \hline 1 \end{array}$	$\begin{array}{r} - 0 \\ \hline 1 \end{array}$	$\begin{array}{r} - 1 \\ \hline 0 \end{array}$
Borrow difference	Borrow difference	Borrow difference	Borrow difference

① Perform the following binary subtraction

$$\textcircled{a} \quad 1101 - 1000 \quad \textcircled{b} \quad 1000 - 1101$$

Ans:

$$\textcircled{a} \quad \begin{array}{r} 1101 \\ - 1000 \\ \hline 0 \end{array} \quad (0101)_2$$

Borrow

In decimal,

$$\begin{array}{r} 13 \\ - 8 \\ \hline 5 \end{array}$$

Borrow = 0,
Answer is +ve

$$\textcircled{b} \quad \begin{array}{r} 1000 \\ - 1101 \\ \hline 1011 \end{array}$$

Borrow

$$\begin{array}{r} 1'k \\ \text{carry} \\ \text{of} \\ 1011 \\ + \\ \hline 0100 \\ - \\ (0101) \\ \hline \end{array}$$

In decimal,

$$\begin{array}{r} 8 \\ - 13 \\ \hline -5 \end{array}$$

Borrow = 1,
Answer is -ve
& 1'k complement
of result is
add Borrow
give result

* Complement of Binary Numbers:

① Write the 1's complement and 2's complement of the following ② 10101 ③ 11100.101 ④ 11100

Ans:

$$\textcircled{a} \quad \text{Given } 10101$$

$$\begin{array}{l} 1'k \text{ complement} \rightarrow 01010 \\ \text{of } 10101 \end{array}$$

$$\begin{array}{l} 2'k \text{ complement} \\ \text{of } 10101 \rightarrow 01011 \end{array}$$

$$\begin{array}{l} 1'k \text{ complement} \rightarrow 01010 \\ \text{of } 10101 \rightarrow 01010 \\ + 1 \\ \hline 01011 \end{array}$$

$$\textcircled{b} \quad \text{Given } 11100.101$$

$$\begin{array}{l} 1'k \text{ complement} \\ \text{of } 11100.101 \rightarrow 00011.010 \end{array}$$

$$\begin{array}{l} 2'k \text{ complement} \\ \text{of } 11100.101 \rightarrow \text{RECORDED} \\ \qquad \qquad \qquad 00011.011 \end{array}$$

$$\textcircled{c} \quad \text{Given } 11100$$

$$\begin{array}{l} \text{RECORDED} \rightarrow 1'k \text{ complement of} \\ 11100 \\ + 1 \\ \hline 00100 \rightarrow 2'k \text{ complement of} \\ 11100 \end{array}$$

② Perform the following binary Subtraction using

③ 1's Complement ④ 2's Complement

$$(i) \ 1110 - 1001 \quad (iii) \ 1001 - 1110$$

Ans:

③ 1's Complement

$$(i) \ 1110 \rightarrow \text{Minuend}$$

$$- 1001 \rightarrow \text{Subtrahend}$$

$$\underline{\quad \quad \quad} \\ 1110 \rightarrow \text{Minuend}$$

$$+ 0110 \rightarrow 1's \text{ complement of} \\ \text{Subtrahend (1001)}$$

$$\underline{\quad \quad \quad} \\ 00100$$

Carry $\rightarrow 1 +$

$$\underline{\quad \quad \quad} \\ (0101)_2$$

④ 2's Complement

$$(i) \ 1110 \rightarrow \text{Minuend}$$

$$- 1001 \rightarrow \text{Subtrahend}$$

$$\underline{\quad \quad \quad} \\ 1110 \rightarrow \text{Minuend}$$

$$+ 0111 \rightarrow 2's \text{ complement}$$

$$\underline{\quad \quad \quad} \\ 01001 \text{ (Subtrahend)}$$

$$\underline{\quad \quad \quad} \\ (0101)_2$$

Carry
(Discard)

$$\boxed{\begin{array}{r} \text{In decimal (i) } 14 \\ - 9 \\ \hline 5 \end{array} \quad \boxed{\begin{array}{r} \text{In decimal (ii) } 9 \\ - 14 \\ \hline -5 \end{array}}}$$

$$(ii) \ 1001 \rightarrow \text{Minuend}$$

$$- 1110 \rightarrow \text{Subtrahend}$$

$$\underline{\quad \quad \quad} \\ 1001 \rightarrow \text{Minuend}$$

$$+ \underline{\quad \quad \quad} \\ \uparrow 0001 \rightarrow 1's \text{ complement of} \\ \text{Subtrahend (1110)}$$

No
carry

Take 1's complement of 1010

$$- \underline{\quad \quad \quad} \\ \uparrow (0101)_2$$

No carry,
-Ve, Take 1's
complement

Carry, +Ve,
Add carry to
result

$$(iii) \ 1001 \rightarrow \text{Minuend}$$

$$- 1110 \rightarrow \text{Subtrahend}$$

!

$$\underline{\quad \quad \quad} \\ 1001 \rightarrow \text{Minuend}$$

$$+ \underline{\quad \quad \quad} \\ \uparrow 0010 \rightarrow 2's \text{ complement}$$

of Subtrahend
(1110)

No
carry

Take 2's complement of

$$1011$$

$$\therefore - \underline{\quad \quad \quad} \\ \uparrow (0101)_2$$

No carry,
multi - Ve

③ Perform the following binary Subtraction Using
1's complement and 2's complement

(a) $1111 - 1101$ (b) $10111 - 10101$

Ans:

1's complement

(a) $1111 \rightarrow$ Minuend
 $- 1101 \rightarrow$ Subtrahend
 $\underline{1111} \rightarrow$ Minuend
 $+ 0010 \rightarrow$ 1's complement
 $\underline{\text{of Subtrahend}} \quad (1101)$
 $\text{①} 0001$
 $\text{CARRY} \rightarrow 1 +$
 $\underline{(0010)_2}$

(b) $10111 \rightarrow$ Minuend
 $- 10101 \rightarrow$ Subtrahend
 $\underline{10111} \rightarrow$ Minuend
 $+ 01010 \rightarrow$ 1's complement of
 $\underline{\text{Subtrahend}} \quad (10101)$
 $\text{①} 00001$
 $\text{CARRY} \rightarrow 1 +$
 $\underline{(00010)_2}$

2's complement

(a) $1111 \rightarrow$ Minuend
 $- 1101 \rightarrow$ Subtrahend
 $\underline{1111} \rightarrow$ Minuend
 $+ 0011 \rightarrow$ 2's complement
 $\underline{\text{of Subtrahend}} \quad (1101)$
 $\text{①} 0010$
 $\text{CARRY} \quad \underline{\text{DiACONE}}$

(b) $10111 \rightarrow$ Minuend
 $- 10101 \rightarrow$ Subtrahend
 $\underline{10111} \rightarrow$ Minuend
 $+ 01011 \rightarrow$ 2's complement of
 $\underline{\text{Subtrahend}} \quad (10101)$
 $\text{①} (00010)_2$
 $\text{CARRY} \quad \underline{\text{DiACONE}}$

* Logic gates

① Not Gate (Inverter) (Complementor): $(\bar{ })^{\oplus} (')$

* The output is the reverse of the input, i.e. a low-voltage input (0) is converted to a high-voltage output (1) & vice versa.

* If A' is the input, then output, $Y = \bar{A}$

* The symbol & truth table of a NOT gate is shown in fig ①.




Fig ①

A	$Y = \bar{A}$
0	1
1	0

Truth table

* The input and output waveforms of a NOT gate is shown in fig ②.




Fig ②

* The circuit diagram of a transistor based NOT gate is shown in fig ③.




Fig ③

② AND Gate: (•)

* The output is 1 only if both A and B are 1, otherwise it is zero.

* If A and B are the inputs, then the output of AND gate is,

$$Y = A \cdot B \quad \textcircled{1} \quad AB$$

* The symbol & truth table of AND gate is shown in fig ④.



Symbol

A	B	$Y = AB$
0	0	0
0	1	0
1	0	0
1	1	1

Fig ④Truthtable

* The input & output waveforms of a AND gate is shown in fig ⑤


* The circuit diagram of an AND gate using diodes is shown in fig ⑥.

Fig ⑥Fig ⑤

- * If $A = B = 5V$, the diodes $D_1 \& D_2$ do not conduct (Open circuit), then the output $Y = 5V$.
- * If at least one input ($A \oplus B$) is 0V, then the output $Y = 0V$.

Note:

- ① Consider the simple electric circuit shown in fig ⑦


Fig ⑦

$A, B \rightarrow$ Switches (Closed = 1)
Open = 0

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

② AND gate with N inputs (Output is 1 only when all the inputs are 1)

$$Y = A \cdot B \cdot C \cdot \dots \cdot N$$



③ NAND-gate is the dual of NOR-gate & vice versa.

④ OR gate (+):

* The output is 0 when all the inputs are zero, otherwise it is 1.

* If A and B are the inputs, then the output of OR gate is.

$$Y = A + B$$

* The symbol & truth table of OR gate is shown in fig ⑨.




Fig ⑨

A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

Truth table

* The input and output waveforms of a OR gate is shown in fig ⑩.

* The circuit diagram of an OR gate using diodes is shown in fig ⑪

* When $A=B=0V$, the diodes D₁ & D₂ does not conduct, hence the output $Y=0V$.






Fig ⑩

- * When either A or B
- (@ both are at 5V(1),
the diodes D₁ & D₂
are on (conducts), hence
the output Y = 1V



Note:

- ① Consider the simple electric circuit shown in fig 12




A, B → Switches ($\text{Close} = 1$)
 $\text{Open} = 0$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

- ② OR gate with N inputs (output is 0 when all the inputs are 0)

$$Y = A + B + C + \dots + N$$



$$\textcircled{3} \quad \bar{O} = 1$$

$$\textcircled{4} \quad \bar{I} = 0$$

(h) NAND gate:

- * The output is '0' (Low) only if both A & B are 1, otherwise it is 1.

- * If A and B are the inputs, then the output of NAND gate is,

$$Y = \overline{AB}$$

* The symbol & truth table of NAND gate is shown in fig(4)




Fig (4)

A	B	$Y = \overline{AB}$
0	0	1
0	1	1
1	0	1
1	1	0

Truth table

* The input & output waveforms of NAND gate is shown in fig (5)

* The output 'Y' of 'N' inputs NAND gate is,

$$Y = \overline{ABC \dots N}$$




Fig (5)




Fig (5)

⑤ NOR gate:

* The output is 1 (high) when all the inputs are '0' (Low), otherwise it is '0' (Low)

* If A and B are the inputs, then the output of NOR gate is,

$$Y = \overline{A+B}$$

* The symbol & truth table of NOR gate is shown in fig (6)




Fig (6)

A	B	$Y = \overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

Truth table

* The input and output waveform of NOR gate is shown in Fig (18).

* The output of 'N' inputs NOR gate is,

$$Y = A + B + \dots + N$$




Fig (17)




Fig (18)

⑥ EXOR gate @ Exclusive-OR gate:

* The output is '1' (high), when the inputs are different, otherwise it is '0' (Low)

* If A and B are the inputs, then the output of XOR gate is,

$$Y = A \oplus B = \bar{A}B + A\bar{B} (\equiv \bar{A}\bar{B} + AB)$$

* The symbol & truth table of XOR gate is shown in Fig (20)

* The input & output waveform of XOR gate is shown in Fig (21)

* The output of 'N' inputs XOR gate is, (output is 1 when odd number of inputs are high)

$$Y = A \oplus B \oplus \dots \oplus N$$





Fig (22)



A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

Truth table

Fig (20)




Fig (21)

④ EX-NOR gate @ Exclusive-NOR gate


* The output is '1' (high) when both inputs are same [(0,0) @ (1,1)].

* If A and B are the inputs, then the output of EX-NOR gate is.

$$Y = A \oplus B = \overline{A} \bar{B} + A\bar{B} (= \overline{\bar{A}B + A\bar{B}})$$

* The symbol & truth table of EX-NOR gate is shown in Fig (23)

* The output 'Y' of N input EX-NOR gate is (output is high only when even number of ones @ all inputs are high)



$Y = A \oplus B \oplus \dots \oplus N$ --- ON

* The input & output waveforms of EX-NOR gate is shown in fig (24)



Symbol

A	B	$Y = A \oplus B$
0	0	1
0	1	0
1	0	0
1	1	1

Truth table

Fig (23)




Fig (24)

* Boolean algebra theorems (Basic Boolean Laws) :

Name	AND form	OR form
Identity Law	$1 \cdot A = A$	$0 + A = A$
Null Law	$0 \cdot A = 0$	$1 + A = 1$
Idempotent Law	$A \cdot A = A$	$A + A = A$
Inverse Law	$A \cdot \bar{A} = 0$	$A + \bar{A} = 1$
Commutative Law	$A \cdot B = B \cdot A$	$A + B = B + A$
Associative Law	$(AB)C = A(BC)$	$(A+B)+C = A+(B+C)$
Distributive Law	$A+BC = (A+B)(A+C)$	$A(B+C) = AB+AC$
Absorption Law	$A(A+B) = A$	$A+A \bar{B} = A$
DeMorgan's Law	$\overline{A \cdot B} = \bar{A} + \bar{B}$	$\overline{A+B} = \bar{A} \cdot \bar{B}$

Annotation : if n'th minterm or product term is 1 ...

Proof:

$$\textcircled{1} \quad I \cdot A = A$$

	1	2
A	I · A	
0	0	
1	1	

From 1st & 2nd columns

$$I \cdot A = A //.$$

$$\textcircled{2} \quad O + A = A$$

	1	2
A	O + A	
0	0	
1	1	

From 1st & 2nd columns

$$A = O + A$$

$$\textcircled{3} \quad O \cdot A = O$$

	1	2
A	O · A	
0	0	
1	0	

From 2nd column,
output is 0 so
always 0

$$\therefore O \cdot A = O$$

$$\textcircled{4} \quad I + A = A$$

	1	2
A	I + A	
0	1	
1	1	

From 2nd column,
output is always 1

$$\therefore I + A = A$$

$$\textcircled{5} \quad A \cdot A = A$$

	1	2
A	A · A	
0	0	
1	1	

From 1st & 2nd columns

$$A \cdot A = A //$$

$$\textcircled{6} \quad A + A = A$$

	1	2
A	A + A	
0	0	
1	1	

From 1st & 2nd columns

$$A + A = A //$$

$$\textcircled{7} \quad A \cdot \bar{A} = 0$$

	1	2	3
A	\bar{A}	$A\bar{A}$	
0	1	0	
1	0	0	

From 3rd column,
output is always
0

$$\therefore A\bar{A} = 0 //$$

$$\textcircled{8} \quad A + \bar{A} = 1$$

	1	2	3
A	\bar{A}	$A + \bar{A}$	
0	1	1	
1	0	1	

From 3rd column,
the output is always
1

$$\therefore A + \bar{A} = 1 //$$

$$\textcircled{9} \quad AB = BA$$

	1	2	3	4
A	B	AB	BA	
0	0	0	0	
0	1	0	0	
1	0	0	0	
1	1	1	1	

From 3rd & 4th columns

$$AB = BA //$$

$$\textcircled{10} \quad A + B = B + A$$

	1	2	3	4
A	B	$A + B$	$B + A$	
0	0	0	0	
0	1	1	1	
1	0	1	1	
1	1	1	1	

From 3rd & 4th columns

$$A + B = B + A //$$

$$\textcircled{11} \quad (AB)C = A(BC)$$

	1	2	3	4	5	6	7
A	B	C	AB	BC	$(AB)C$	$A(BC)$	
0	0	0	0	0	0	0	
0	0	1	0	0	0	0	
0	1	0	0	0	0	0	
0	1	1	0	0	0	0	
1	0	0	0	0	0	0	
1	0	1	0	0	0	0	
1	1	0	1	0	0	0	
1	1	1	1	1	1	1	

From 6th & 7th columns

$$(AB)C = A(BC) //$$

(12) $(A+B)+C = A+(B+C)$

A	B	C	$A+B$	$B+C$	$(A+B)+C$	$A+(B+C)$
1	2	3	4	5	6	7
0	0	0	0	0	0	0
0	0	1	0	1	1	1
0	1	0	1	1	1	1
0	1	1	1	1	1	1
1	0	0	1	0	1	1
1	0	1	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	1	1	1

From Column 6th & 7th,

$$(A+B)+C = A+(B+C) \quad //$$

(14) $A(B+C) = AB+AC$

Method 1

$$RHS = AB+AC$$

$$= A(B+C) = LHS$$

Method 2

A	B	C	$B+C$ (X)	AX	AB (M)	AC (Z)	$Y+Z$
1	2	3	4	5	6	7	8
0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	1	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1

From 5th & 8th Column,

$$A(B+C) = AB+AC \quad //$$

(15) $A+BC = (A+B)(A+C)$

Method 1

$$RHS = (A+B)(A+C)$$

$$= AA+AC+AB+BC$$

$$= A+AC+AB+BC$$

$$= A(1+C+B)+BC$$

$$= A+BC = LHS$$

($\because AA = 1, 1+C+B = 1$)

Method 2

A	B	C	BC	$A+BC$	$(A+B)$	$(A+C)$	XY
1	2	3	4	5	6	7	8
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	1	0	0
0	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1
1	0	1	0	1	1	1	1
1	1	0	0	1	1	1	1
1	1	1	1	1	1	1	1

From 5th & 8th Column,

$$A+BC = (A+B)(A+C) \quad //$$

(15) $A(A+B) = A$

Method 1

$$LHS = A(A+B)$$

$$= AA+AB$$

$$= A+AB \quad (\because AA=A)$$

$$= A(1+B)$$

$$= A \quad (\because 1+B=1)$$

$$= RHS$$

(15) Method 2

A	B	$A+B$	$A(AB)$
1	2	3	4
0	0	0	0
0	1	1	0
1	0	1	0
1	1	1	1

From 2nd & 4th Column,

$$A(A+B) = A \quad //.$$

(16) $A+A\bar{B}=A$ Method 1

$$\begin{aligned} LHS &= A+A\bar{B} \\ &= A(1+\bar{B}) \\ &= A \quad (\because 1+\bar{B}=1) \\ &= RHS \end{aligned}$$

Method 2

A	B	AB	$A+AB$
1	2	3	4
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	1

From 1st & 4th Column,

$$A+AB = A \quad //.$$

Note:

① $EX-OR = \overline{EX-NOR}$
 $\therefore A \oplus B = \overline{A \odot B}$

② $EX-NOR = \overline{EX-OR}$
 $\therefore A \odot B = \overline{A \oplus B}$

③ $\Rightarrow \overline{AB} + A\overline{B} = \overline{\overline{A}\overline{B}} + A\overline{B}$

④ $\overline{A}\overline{B} + AB = \overline{AB} + A\overline{B}$

⑤ $\overline{\overline{A}} = A$

Proof:

A	\overline{A}	$\overline{\overline{A}}$
1	2	3
0	1	0
1	0	1

From 1st & 3rd Column,

$$\overline{\overline{A}} = A \quad //.$$

* De-Morgan's theorem @ Lohik

① $\overline{A \cdot B} = \overline{A} + \overline{B}$

② The complement of a product is equal to the sum of the complements.

Proof:

A	B	\overline{A}	\overline{B}	$\overline{A}+\overline{B}$	AB	\overline{AB}
1	2	3	4	5	6	7
0	0	1	1	1	0	1
0	1	1	0	1	0	1
1	0	0	1	1	0	1
1	1	0	0	0	1	0

From 5th & 7th columns, $\overline{A \cdot B} = \overline{A} + \overline{B} \quad //.$

$$\textcircled{2} \quad \overline{A+B} = \overline{A} \cdot \overline{B}$$

The complement of a sum is equal to the product of the complements.

Proof:

	1	2	3	4	5	6	7
A	0	0	1	\overline{B}	$\overline{A} \cdot \overline{B}$	$A+B$	$\overline{A+B}$
B	0	1	1	0	0	1	0
\overline{A}	1	0	0	1	0	1	0
\overline{B}	1	1	0	0	0	1	0
$\overline{A} \cdot \overline{B}$	1	0	0	1	0	1	0
$A+B$	0	1	1	1	0	0	1
$\overline{A+B}$	1	0	0	0	1	1	0

From 5th & 7th columns, $\overline{A+B} = \overline{\overline{A} \cdot \overline{B}}$

Note:

① De Morgan's theorem for 3 Variables

$$\textcircled{a} \quad \overline{ABC} = \overline{A} + \overline{B} + \overline{C} \quad \textcircled{b} \quad \overline{A+B+C} = \overline{A} \cdot \overline{B} \cdot \overline{C}$$

② De Morgan's theorem for 4 Variables

$$\textcircled{a} \quad \overline{ABCD} = \overline{A} + \overline{B} + \overline{C} + \overline{D} \quad \textcircled{b} \quad \overline{A+B+C+D} = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$$

③ De Morgan's theorem for N Variables

$$\textcircled{a} \quad \overline{ABCD\dots N} = \overline{A} + \overline{B} + \overline{C} + \dots + \overline{N}$$

$$\textcircled{b} \quad \overline{A+B+C+\dots+N} = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \dots \cdot \overline{N}$$

Proof: ①

$$2^N = 2^3 = 8 \text{ combinations}$$

$$* 2 \text{ variables} = N$$

$$2^N = 2^2 = 4 \text{ combinations}$$

②

$$2^4 = 16 \text{ combinations}$$

③ AND, OR, NOT gates \rightarrow Basic gates

④ NAND, NOR \rightarrow Universal gates
(Any logic gate can be realized)

Proof of ① ④

A	B	C	ABC	\overline{ABC}	\overline{A}	\overline{B}	\overline{C}	$\overline{A} + \overline{B} + \overline{C}$
0	0	0	0	1	1	1	1	1
0	0	1	0	1	1	0	1	1
0	1	0	0	1	0	1	1	1
0	1	1	0	1	1	0	0	1
1	0	0	0	1	0	1	1	1
1	0	1	0	1	0	1	0	1
1	1	0	0	1	0	0	1	1
1	1	1	0	0	0	0	0	0

From 5th & 9th column, $\overline{ABC} = \overline{A} + \overline{B} + \overline{C}$ //

⑤

A	B	C	\overline{A}	\overline{B}	\overline{C}	$\overline{A} \cdot \overline{B} \cdot \overline{C}$	$\overline{A+B+C}$	$\overline{A+B+C}$
0	0	0	1	1	1	1	0	1
0	0	1	1	1	0	0	1	0
0	1	0	1	0	1	0	1	0
0	1	1	1	0	1	0	1	0
1	0	0	0	1	1	0	1	0
1	0	1	0	1	0	0	1	0
1	1	0	0	0	1	0	1	0
1	1	1	0	0	0	0	1	0


From 7th & 9th Column,

$$\overline{A+B+C} = \overline{A} \cdot \overline{B} \cdot \overline{C}$$


Problem:

- D) Realise the following gates using NAND gate
 ① NOT gate ② AND gate ③ OR gate ④ NOR gate
 ⑤ EX-OR gate ⑥ EX-NOR gate


Sol: ④ $Y = \overline{A} = \overline{A \cdot A}$ ($\because A \cdot A = A$)




⑥ $Y = AB = \overline{\overline{AB}}$



⑦ $Y = A+B = \overline{\overline{A+B}} = \overline{\overline{A}} \cdot \overline{\overline{B}}$




⑧ $Y = \overline{A+B} = \overline{A} \cdot \overline{B} = \overline{\overline{A}} \cdot \overline{\overline{B}}$



⑨ $Y = \overline{AB} + A\overline{B} = \overline{\overline{AB} + A\overline{B}} = \overline{\overline{AB}} \cdot \overline{A\overline{B}}$ (Requires 5 NAND gates)


⑩ $Y = \overline{A\overline{B}} + A\overline{B} = \overline{\overline{A\overline{B}}} \cdot \overline{A\overline{B}}$ (Requires 6 NAND gates)



⑪ $Y = \overline{A}\overline{B} + AB = \overline{\overline{A}\overline{B} + AB} = \overline{\overline{A}\overline{B}} \cdot \overline{AB}$ (Requires 5 NAND gates)

⑫ $Y = \overline{A}\overline{B} + A\overline{B} = \overline{\overline{A}\overline{B}} \cdot \overline{A\overline{B}} = \overline{\overline{A}\overline{B}} \cdot \overline{AB}$ (Requires 6 NAND gates)

Note: EX-OR gate = EX-NOR gate & vice versa




- 2) Realize the following gates using NOR gates
 ① NOT ② AND ③ OR ④ NAND ⑤ EX-OR ⑥ EX-NOR

Ans:


$$\textcircled{a} \quad Y = \bar{A} = \bar{\bar{A+A}} \quad (\because A+A=A)$$




$$\textcircled{b} \quad Y = AB = \bar{\bar{A}}\bar{\bar{B}} = \bar{\bar{A+B}}$$



$$\textcircled{c} \quad Y = A+B = \bar{\bar{A+B}}$$



$$\textcircled{d} \quad Y = \bar{A}\bar{B} = \bar{\bar{A}} + \bar{\bar{B}} = \bar{\bar{A}}\bar{\bar{B}}$$




$$\textcircled{e} \quad Y = \overline{\overline{A}B + A\overline{B}} = \overline{\overline{A}\overline{B}} + \overline{A\overline{B}} = \overline{\overline{A} + \overline{B}} + \overline{\overline{A} + \overline{B}}$$

\textcircled{a}

$$Y = \overline{\overline{\overline{A}\overline{B}} + A\overline{B}} = \overline{\overline{\overline{A}\overline{B}}} + \overline{A\overline{B}} = \overline{\overline{\overline{A} + \overline{B}}} + \overline{A\overline{B}} \quad (6 \text{ gates required})$$

$$= \overline{\overline{A} + \overline{B}} + \overline{\overline{A} + \overline{B}} \quad (5 \text{ gates required})$$




\textcircled{b}

$$Y = \overline{\overline{A}\overline{B}} + A\overline{B} = \overline{\overline{A}\overline{B}} + \overline{A}\overline{B} = \overline{\overline{A} + \overline{B}} + \overline{A}\overline{B} = \overline{\overline{A} + \overline{B}} + \overline{\overline{A} + \overline{B}} \quad (6 \text{ gates required})$$


\textcircled{a}

$$Y = \overline{\overline{\overline{A}\overline{B}} + A\overline{B}} = \overline{\overline{\overline{A}\overline{B}}} + \overline{A\overline{B}} = \overline{\overline{\overline{A} + \overline{B}}} + \overline{A\overline{B}} = \overline{\overline{A} + \overline{B}} + \overline{A\overline{B}} \quad (5 \text{ gates required})$$




3) Redesign EX-OR & EX-NOR gates using basic gates.

Ans: EX-OR, $Y = \overline{A}B + A\overline{B}$ \textcircled{a} $\overline{\overline{A}\overline{B}} + A\overline{B}$

EX-NOR

$$Y = \overline{A\bar{B} + AB} @ \overline{\bar{A}\bar{B} + A\bar{B}}$$



- Q) Construct the truth table for the following Boolean expressions.

① $Y = \overline{AB + \bar{A} + \bar{A}\bar{B}}$ ② $Y = \overline{\overline{AB} + AC}$ ③ $Y = A(\bar{B} + \bar{C})$

Ans: ①

A	B	\bar{A}	AB	$\bar{A}\bar{B}$	$X+Z+P$	$Y = \overline{X+Z+P}$
0	0	1	0	1	1	0
0	1	1	0	1	1	0
1	0	0	0	1	1	0
1	1	0	1	0	1	0

② $Y = \overline{\overline{AB} + AC} = \overline{\bar{A}\bar{B} + AC} = \bar{A}\bar{B} + AC$


A	B	AB	$\bar{A}\bar{B}$	$Y = \overline{\bar{A}\bar{B} + AC}$
0	0	0	1	1
0	1	0	1	1
1	0	0	1	1
1	1	1	0	1

④ $Y = A(\bar{B} + \bar{C})$


A	B	C	\bar{B}	\bar{C}	$\bar{B} + \bar{C}$	$A(\bar{B} + \bar{C})$
0	0	0	1	1	1	0
0	0	1	1	0	1	0
0	1	0	0	1	1	0
0	1	1	0	0	0	0
1	0	0	1	1	1	1
1	0	1	1	0	1	1
1	1	0	0	1	1	1
1	1	1	0	0	0	0

⑤ Write the Boolean expressions for the logic diagram shown below.

⑥ a)



b)




Ans:

⑥ a) $A = (\bar{X} + Y)\bar{C}$

⑥ b) $X = [\bar{A}(\bar{B} + C)] + A\bar{B}\bar{C}$

⑧ Draw the output waveform of the logic circuit shown for the following input waveforms.




From the given logic circuit,

$$\begin{aligned} Y &= \overline{\overline{A}\overline{B} + C} \\ \Rightarrow Y &= \overline{\overline{A} + \overline{\overline{B}} + C} \\ &= \overline{\overline{A} \cdot \overline{\overline{B}} \cdot \overline{C}} \\ &= A \overline{B} \overline{C} \end{aligned}$$

A	B	C	\overline{AB}	\overline{C}	$\overline{Y} = \overline{ABC}$
0	0	0	0	1	0
0	0	1	0	0	0
0	1	0	0	1	0
0	1	1	0	0	0
1	0	0	0	1	0
1	0	1	0	0	0
1	1	0	1	1	1
1	1	1	0	0	0

From truth table, it is clear that output $y = 1$ only when $A = 1, B = 1, C = 0$, otherwise output ($y = 0$)



Q) Prove the following Boolean expression

- (a) $A + \bar{A}B = A + B$
- (b) $\bar{A} + AB = \bar{A} + B$
- (c) $A + \bar{A}B + AB\bar{C} = A + B$
- (d) $A + \bar{A}B + ABC + AC\bar{C} = A + B$
- (e) $\overline{AB + \bar{A}B + A} = 0$
- (f) $AB + \bar{A} + \bar{A}\bar{B} = 1$
- (g) $ABC + A\bar{B}C + AB\bar{C} = AB + AC$
- (h) $\bar{A}\bar{B} + \bar{A} + AB = 0$
- (i) $AB + A + A\bar{B} = A$
- (j) $\bar{X}\bar{Y}\bar{Z} + \bar{X}\bar{Y}\bar{Z} + \bar{X}\bar{Y} + X\bar{Y} = \bar{Y}$

Sol: Method I

$$\begin{aligned}
 \text{(a) LHS} &= A + \bar{A}B \\
 &= A \cdot 1 + \bar{A}B \\
 &= A \cdot (1+B) + \bar{A}B \quad (\because 1+B=1) \\
 &= A + AB + \bar{A}B \\
 &= A + B(A+\bar{A}) \quad (\because A+\bar{A}=1) \\
 &= A + B \cdot 1 \\
 &= A + B = \underline{\underline{\text{RHS}}}
 \end{aligned}$$

Method II (Method of Peirce Induction)

	1	2	3	4	5	6
A	0	0	1	0	0	0
B	0	1	1	1	1	1
\bar{A}	1	0	0	0	1	1
$\bar{A}B$	0	1	0	0	1	1
$A + \bar{A}B$	0	1	1	1	1	1
$A + B$	0	0	0	0	0	1

From 5th & 6th column,

$$\boxed{A + \bar{A}B = A + B} \quad //$$

$$\begin{aligned}
 \text{(b) LHS} &= \bar{A} + AB = \bar{A}(1+B) + AB = \bar{A} + \bar{A}B + AB = \bar{A} + B(\bar{A} + 1) \\
 &= \bar{A} + B \\
 &= \underline{\underline{\text{RHS}}}
 \end{aligned}$$

$$\begin{aligned}
 \text{(c) LHS} &= A + \bar{A}B + AB\bar{C} \\
 &= A(1 + B\bar{C}) + \bar{A}B \\
 &= A + \bar{A}B \quad [\because 1 + B\bar{C} = 1] \\
 &= A(1 + B) + \bar{A}B \quad [1 + B = 1] \\
 &= A + AB + \bar{A}B \quad [A + \bar{A} = 1] \\
 &= A + B(A + \bar{A}) = A + B = \underline{\underline{\text{RHS}}}
 \end{aligned}$$

④ LHS = $A + \bar{A}B + A\bar{B}C + A\bar{C}$

$$= A(1 + BC + \bar{C}) + \bar{A}B \quad (\because 1 + \text{anything} = 1)$$

$$= A + \bar{A}B$$

$$= A + B \quad (\because A + \bar{A}B = A + B)$$

$$= \underline{\underline{RHS}}$$

⑤ LHS = $\overline{AB + \bar{A}\bar{B} + A}$

$$= \overline{AB} \cdot \overline{\bar{A}\bar{B}} \cdot \overline{A} \quad [\text{DeMorgan's theorem } \overline{A + B + C} = \bar{A} + \bar{B} + \bar{C}]$$

$$= \overline{AB} \cdot AB \cdot \bar{A}$$

$$= 0 \quad [\because A\bar{A} = 0 \text{ and } AB \cdot \bar{A}B = 0]$$

$$= \underline{\underline{RHS}}$$

⑥ LHS = $AB + A + \overline{AB}$

$$= AB + \overline{AB} + \bar{A}$$

$$= 1 + \bar{A} \quad [\because A + \bar{A} = 1 \text{ and } AB + \bar{A}B = 1]$$

$$= 1 \quad [1 + \text{anything} = 1]$$

$$= \underline{\underline{RHS}}$$

⑦ LHS = $ABC + A\bar{B}C + A\bar{B}\bar{C}$

$$= AC(B + \bar{B}) + A\bar{B}\bar{C}$$

$$= AC + A\bar{B}\bar{C} \quad (\because B + \bar{B} = 1)$$

$$= A(C + \bar{B}\bar{C})$$

$$= A(C + B) \quad (\because C + \bar{B}\bar{C} = C + B)$$

$$= AB + AC$$

$$= \underline{\underline{RHS}}$$

⑤ LHS = $\overline{AB} + \overline{A} + AB = \overline{AB} \cdot \overline{A} \cdot \overline{AB} = AB \cdot A \cdot \overline{AB} = 0 = \text{RHS}$
 $(\because AB \cdot \overline{AB} = 0)$

⑥ LHS = $AB + A + AB = A(B + 1 + B) = A = \text{RHS}$
 $[\because 1 + \text{Anything} = 1]$

⑦ LHS = $\overline{X}\overline{Y}\overline{Z} + \overline{X}\overline{Y}\overline{Z} + \overline{X}\overline{Y} + X\overline{Y}$
 $= \overline{X}\overline{Y}\overline{Z} + \overline{X}\overline{Y} + X\overline{Y} \quad (\because A+A=A \text{ and } \overline{X}\overline{Y}\overline{Z} + \overline{X}\overline{Y}\overline{Z} = 1)$
 $= \overline{X}\overline{Y}(\overline{Z}+1) + X\overline{Y}$
 $= \overline{X}\overline{Y} + X\overline{Y} \quad (\because \overline{Z}+1=1)$
 $= \overline{Y}(\overline{X}+X) \quad (\because X+\overline{X}=1)$
 $= \overline{Y}$
 $= \underline{\text{RHS}}$

⑧ Simplify (factorize) the following Boolean expression.

- ① $\overline{A}C + \overline{AC}$ ② $AB + \overline{A}C + \overline{B}C$ ③ $(A + \overline{B}C)(A\overline{B} + C)$
 ④ $(\overline{A} + \overline{B})(\overline{A} + \overline{C})(\overline{B} + C)$ ⑤ $AB + ABC + \overline{A}BC + A\overline{B}C$

Ans ① Let $Y = \overline{A}C + \overline{AC} = \overline{A}C + \overline{A} + \overline{C} = \overline{A}(C+1) + \overline{C}$
 $= \overline{A} + \overline{C} \otimes \overline{AC}$

② Let $Y = AB + \overline{A}C + \overline{B}C$
 $= AB + C(\overline{A} + \overline{B})$
 $= AB + C \overline{AB}$
 $= \underline{AB + C} \quad \left[\begin{array}{l} \because A + \overline{A}C = A + C \\ \text{and } AB + \overline{AB}C = AB + C \end{array} \right]$

$$\textcircled{c} (A + \bar{B}C)(A\bar{B} + C)$$

$$\begin{aligned}
 &= A\bar{A}\bar{B} + AC + A\bar{B}\bar{B}C + \bar{B}CC \\
 &= A\bar{B} + AC + A\bar{B}C + \bar{B}C \quad [\because AA = A] \\
 &= A\bar{B} + AC + \bar{B}C(A+1) \quad [\bar{B}\bar{B} = \bar{B}] \\
 &= A\bar{B} + \bar{B}C + CA \quad (\because A+1=1)
 \end{aligned}$$

$$\textcircled{d} (A+B)(\bar{A}+\bar{C})(\bar{B}+C)$$

$$\begin{aligned}
 &= (\bar{A}\cdot\bar{B})(\bar{A}\bar{B} + \bar{A}C + \bar{B}\bar{C} + C\bar{C})^T \\
 &= \bar{A}\bar{B}\bar{A}\bar{B} + \bar{A}\bar{A}\bar{B}C + \bar{A}\bar{B}\bar{B}\bar{C} \\
 &= \bar{A}\bar{B} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} \\
 &= \bar{A}\bar{B}(1 + C + \bar{C}) \\
 &= \underline{\bar{A}\bar{B}}
 \end{aligned}$$

$$\textcircled{e} AB + ABC + \bar{A}BC + A\bar{B}C$$


$$\begin{aligned}
 &= AB(C + \bar{C}) + \bar{A}BC + A\bar{B}C \\
 &= AB + \bar{A}B + A\bar{B}C \\
 &= B(A + \bar{A}) + A\bar{B}C \\
 &= B + A\bar{B}C \\
 &= \underline{B + AC}
 \end{aligned}$$

\textcircled{f} Simplify the following Boolean equation & draw the logic diagram

$$\begin{array}{ll}
 \textcircled{g} Y = A\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} & \textcircled{h} \bar{X}\bar{Y}\bar{Z} + \bar{X}Y\bar{Z} + \bar{Y}\bar{Z} + X\bar{Z} \\
 \textcircled{i} ABC + A\bar{B}C + A\bar{B}\bar{C} + \bar{A}BC &
 \end{array}$$


Ans:

$$\begin{aligned}
 \textcircled{g} \text{ Given } Y &= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} \\
 &= \cancel{\bar{A}\bar{B}\bar{C}} + (\bar{A}B + A\bar{B})\bar{C} \\
 &= \bar{A}\bar{C}(B + \bar{B}) + A\bar{B}\bar{C} \\
 &= \bar{A}\bar{C} + A\bar{B}\bar{C} \\
 &= \bar{C}(\bar{A} + A\bar{B}) \\
 &= \bar{C}(\bar{A} + \bar{B}) // \\
 &= \bar{C}\bar{A} + \cancel{\bar{C}\bar{B}} //.
 \end{aligned}$$




Q) Let $A = \overline{X}\overline{Y}\overline{Z} + \overline{X}\overline{Y}\overline{Z} + \overline{Y}\overline{Z} + X\overline{Z}$

$$\begin{aligned} &= \overline{Y}\overline{Z}(\overline{X}+1) + (\overline{X}+\overline{Y})\overline{Z} + X\overline{Z} \\ &= \overline{Y}\overline{Z} + \overline{X}\overline{Z} + \overline{Y}\overline{Z} + X\overline{Z} \\ &= \overline{Y}\overline{Z} + \overline{X}\overline{Z} + X\overline{Z} \\ &= \overline{Y}\overline{Z} + \overline{Z}(\overline{X}+X) \\ &= \overline{Y}\overline{Z} + \overline{Z} \\ &= \overline{Z} \\ &= \overline{Z} // \end{aligned}$$



C) Let $X = ABC + A\overline{B}C + A\overline{B}\overline{C} + \overline{A}BC$

$$\begin{aligned} &= AC(C+B\overline{B}) + A\overline{B}\overline{C} + \overline{A}BC \\ &= AC + A\overline{B}\overline{C} + \overline{A}BC \\ &= A(C+B\overline{C}) + \overline{A}BC \\ &= A(C+B) + \overline{A}BC \\ &= AC + AB + \overline{A}BC \\ &= AC + B(A+\overline{A}C) \\ &= AC + B(A+C) \\ &= AC + BA + BC \end{aligned}$$



Q) Simplify & realize using only NAND gates the following Boolean expression.

(a) $Y = (A+B+C)(A+B)$ (b) $Y = AB + ABC + ABC$
 (c) $(A+\overline{B}C)(\overline{A}+\overline{B}+\overline{C})(A+\overline{B})$


Sol: (a) $Y = (A+B+C)(A+B)$
 $= AA + AB + BA + BB + CA + CB$

$$\begin{aligned}
 &= A + AB + B + C A + CB \\
 &= A(1 + B + C) + B(1 + C)
 \end{aligned}$$

$$Y = A + B$$

Now $Y = A + B = \overline{\overline{A} + \overline{B}} = \overline{\overline{A} \cdot \overline{B}}$

Realization




b) Given $Y = AB + ABC + ABC\bar{C}$
 $= AB(1 + C + \bar{C})$

$$Y = AB //$$

Realization

Now $Y = AB = \overline{\overline{AB}}$



c) Let $X = (A + \bar{B}C)(\bar{A} + B + \bar{C})(A + \bar{C})$
 $= (\cancel{A}\bar{A} + AB + A\bar{C} + \bar{A}\bar{B}C + B\bar{B}C + \bar{B}\bar{C}\bar{C})(A + \bar{C})$
 $= (AB + A\bar{C} + \bar{A}\bar{B}C)(A + \bar{C})$
 $= AAB + A\bar{C}\cancel{A} + AA\bar{C} + A\bar{B}\bar{C} + A\cancel{A}\bar{B}C + \bar{A}\bar{B}\bar{C}C$
 $= AB + A\bar{C} + A\bar{B}\bar{C} + \bar{A}\bar{B}C$
 $= AB + A\bar{C}(1 + \cancel{B}) + \bar{A}\bar{B}C$


$$X = AB + A\bar{C} + \bar{A}\bar{B}C //$$

Now

$$X = AB + A\bar{C} + \bar{A}\bar{B}C = \overline{\overline{AB} + A\bar{C} + \bar{A}\bar{B}C}$$

$$X = \overline{AB} \cdot \overline{AC} \cdot \overline{ABC}$$

Realization




- ④ Simplify & implement the following expression using only NOR gates
- $Y = \overline{ABC}\bar{D} + \overline{ABC}\bar{C}D + A\overline{BC}\bar{D} + A\overline{B}\bar{C}D$
 - $Y = \overline{(A+\bar{B}+C)(\bar{A}+B+C)(A+B)}$
 - $X = \overline{ABC} + A\overline{B}C + A\overline{B}C$

Ques

$$\begin{aligned} \textcircled{a} \quad Y &= \overline{ABC}\bar{D} + \overline{ABC}\bar{C}D + A\overline{BC}\bar{D} + A\overline{B}\bar{C}D \\ &= \overline{BC}(\overline{A}\bar{D} + \overline{A}D + A\bar{D} + AD) \\ &= \overline{BC}[\overline{A}(\overline{D} + \overline{D}) + A(\overline{D} + D)] \\ &= \overline{BC}(A + \overline{A}) \end{aligned}$$

$$Y = \overline{BC} \quad //$$



$$\text{Now } Y = \overline{BC} = \overline{B+C}$$


$$\begin{aligned}
 ⑤ Y &= \overline{(\bar{A}+\bar{B}+C)(\bar{A}+B+C)(A+B)} \\
 &= \overline{(\bar{A}\bar{A} + \bar{A}B + \bar{A}C + \bar{A}\bar{B} + B\bar{B} + B\bar{C} + AC + BC + CC)(A+B)} \\
 &= \overline{(AB + AC + \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}C + BC + C)(A+B)} \\
 &= \overline{(AB + \bar{A}\bar{B} + C(A + \bar{B} + \bar{A} + B + 1))(A+B)} \\
 &= \overline{(AB + \bar{A}\bar{B} + C)}(A+B) \\
 &= \overline{AAB + ABB + A\bar{A}\bar{B} + \bar{A}B\bar{B} + CA + CB} \\
 &= \overline{AB + AB + CA + CB}
 \end{aligned}$$

$$Y = \overline{AB + BC + CA}$$

No. 2

$$\begin{aligned}
 Y &= \overline{\bar{A}\bar{B} + \bar{B}\bar{C} + \bar{C}\bar{A}} \\
 &= \overline{\bar{A} + \bar{B} + \bar{B} + \bar{C} + \bar{C} + \bar{A}}
 \end{aligned}$$


Realization




$$\begin{aligned}
 ⑥ Y &= \overline{ABC} + \overline{A}\overline{B}C + ABC \\
 &= \overline{ABC} + AC(\overline{B} + \overline{C}) \\
 &= \overline{ABC} + AC \\
 &= C(\overline{AB} + A) = C(\overline{A} + \overline{B}) \oplus CA + CB //
 \end{aligned}$$

(46)

$$\begin{aligned} \text{Now } Y &= \overline{\overline{C}(A+B)} \quad @ \quad Y = \overline{\overline{CA} + \overline{CB}} \\ &= \overline{\overline{C} + \overline{A+B}} \quad = \overline{\overline{C} + \overline{A} + \overline{C} + \overline{B}} \\ &\quad (3 \text{ NOR gates required}) \quad (7 \text{ NOR gates required}) \end{aligned}$$

Realization* Half adder:

Definition: A Logic circuit which adds two binary variables (two bits), yields a carry but does not accept carry from another circuit (adder) is called a half adder.

Block diagram

Fig(1)

Boolean expressions for Sum & CarrySum is 1 when $A=1, B=0$ ∴ When $A=0, B=1$

$$\therefore S = \overline{A}B + A\overline{B}$$

$$\boxed{S = A \oplus B}$$

Truth table



The truth table of a half-adder with inputs A and B and outputs 'Sum' S, & 'Carry' C is shown in Fig(2)

INPUTS		OUTPUTS	
A	B	SUM S	CARRY C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Fig(2)

Carry is 1 when $A=B=1$

$$\therefore C = AB$$

Implementation:Limitation:

Addition of more bits cannot be done.

Full adder:

Definition: A Logic circuit which adds two binary numbers (two bits), accept a carry and yield a carry if called Full adder.


Block diagram

Fig ①

Boolean expression for
Sum(S) & Carry(Cout)

Sum is 1 when A=0, B=0, C_{in}=1,
A=0, B=1, C_{in}=0, A=1, B=0, C_{in}=0
& A=B=C_{in}=1

Truth table

The truth table of a full adder with inputs A, B, C_{in} and outputs Sum 'S' & carry 'Cout' is shown in Fig ②

A	B	C _{in}	Sum S	Carry Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\therefore S = \overline{A} \overline{B} C_{in} + \overline{A} B \overline{C}_{in} + A \overline{B} \overline{C}_{in} + A B C_{in}$$

$$= (\overline{A} \overline{B} + A B) C_{in} + (\overline{A} B + A \overline{B}) \overline{C}_{in} \quad - \textcircled{1}$$

$$\text{Let } X = \overline{A} B + A \overline{B} \Rightarrow \overline{X} = \overline{A} \overline{B} + A B \quad - \textcircled{2} \quad [X = A \oplus B]$$

Using \textcircled{2} & \textcircled{3} in \textcircled{1}, we get

$$S = \overline{X} C_{in} + X \overline{C}_{in}$$

$$S = X \oplus C_{in}$$

$$\Rightarrow S = A \oplus B \oplus C_{in} // \quad - \textcircled{1}$$


Carry if 1 when $A=0, B=1, C_{in}=1, A=1, B=0, C_{in}=1,$
 $A=1, B=1, C_{in}=0 \quad \& \quad A=B=C_{in}=1$

$$\therefore C_{out} = \overline{A} B C_{in} + A \overline{B} C_{in} + A B \overline{C}_{in} + A B C_{in}$$

$$C_{out} = (A B + A \overline{B}) C_{in} + A B (\overline{C}_{in} + \overline{C}_{in})$$

$$C_{out} = (A \oplus B) C_{in} + A B \quad - \textcircled{2}$$

Implementation:




Advantage:

Addition of three bits can be done

- * Implementation of Full adder using half-adder
- ① Implementation of Full adder using half-adder & NOR gate

Implementation of full adder using half adder
is shown below (Block diagram)



For half adder 1

Full adder

$$\text{Sum}, S_1 = A \oplus B \quad \text{---(3)}$$

$$\text{Carry}, C_1 = AB \quad \text{---(4)}$$

For half adder 2:

(From (3) & (4))


$$\text{Sum}, S = S_1 \oplus C_{in} = A \oplus B \oplus C_{in} \quad \text{---(5)} \quad [\text{Same as (1)}]$$

$$\text{Carry}, C_2 = S_1 C_{in} = (A \oplus B) C_{in} \quad \text{---(6)}$$

(From (3) & (5))

OR gate output

$$\text{Carry out} \quad C_{out} = C_2 + C_1 = (A \oplus B) C_{in} + AB \quad [\text{Same as (2)}]$$



Logic diagram of a full adder

* Properties of logic gates & characteristics

- ① Noise Margin ② Fan-in ③ Fan-out
- ④ Propagation delay ⑤ Power dissipation.

① For each element x in a Boolean algebra

$$\textcircled{a} \quad x+1=1 \quad \textcircled{b} \quad x \cdot 0=0$$

R.H.S:

$$\begin{aligned} \text{LHS} &= x+1 \\ &= 1 \cdot (x+1) \\ &= (x+x)(x+1) \\ &= x+(x \cdot 1) \\ &= x+x \\ &= 1 \\ &= \underline{\underline{\text{RHS}}} \end{aligned}$$

(b)

$$\begin{aligned} \text{LHS} &= x \cdot 0 \\ &= 0 + (x \cdot 0) \\ &= (x \cdot \bar{x}) + (x \cdot 0) \\ &= x \cdot (\bar{x} + 0) \\ &= x \cdot \bar{x} \\ &= 0 \\ &= \underline{\underline{\text{RHS}}} \end{aligned}$$

② For each element x in a Boolean algebra

$$\textcircled{a} \quad x+x=x \quad \textcircled{b} \quad xx=x \quad \textcircled{c} \quad \bar{\bar{x}}=x$$

R.H.S:

$$\begin{aligned} \textcircled{a} \quad \text{LHS} &= x+x \\ &= (x+x) \cdot 1 \\ &= (x+x) \cdot (x+\bar{x}) \\ &= x+x\bar{x} \\ &= x+0 \\ &= x \\ &= \underline{\underline{\text{RHS}}} \end{aligned}$$

(b)

$$\begin{aligned} \text{LHS} &= xx \\ &= x \cdot x + 0 \\ &= xx + (x \cdot \bar{x}) \\ &= x \cdot (x+\bar{x}) \\ &= x \cdot 1 \\ &= x \\ &= \underline{\underline{\text{RHS}}} \end{aligned}$$

(c)

$$\begin{aligned} \text{LHS} &= \bar{\bar{x}} \\ &= \bar{x} + 0 \\ &= \bar{x} + x\bar{x} \\ &= [\bar{x} + x][\bar{x} + \bar{x}] \\ &= (x+\bar{x})(\bar{x}+\bar{x}) \\ &= (x+\bar{x}) \cdot 1 \end{aligned}$$

$$\begin{aligned} &\rightarrow = (x+\bar{x})(x+\bar{x}) \\ &= x+x\bar{x} \\ &= x+0 \\ &= x \\ &= \underline{\underline{\text{RHS}}} \end{aligned}$$

- ⑤ For each pair of elements x and y in a Boolean algebra. ⑥ $x + xy = x$ ⑦ $x(x+y) = x$

Rul:

$$\begin{array}{ll} \textcircled{6} & x + xy = x \cdot 1 + xy \\ & = x(1+y) \\ & = x \cdot 1 \\ & = x \\ & = \underline{\underline{\text{RHS}}} \\ \textcircled{7} & \text{LHS} = x(x+y) \\ & = x \cdot x + x \cdot y \\ & = x + xy \\ & = x(1+y) \\ & = x \cdot 1 \\ & = x \\ & = \underline{\underline{\text{RHS}}} \end{array}$$

- ⑧ For each pair of elements x and y in a Boolean algebra

$$\textcircled{8} \quad x + \bar{x}y = x + y \quad \textcircled{9} \quad x(\bar{x} + y) = xy$$

Rul:

$$\begin{array}{l} \textcircled{8} \\ \text{LHS} = x + \bar{x}y \\ = (x + \bar{x})(x + y) \\ = 1 \cdot (x + y) \\ = x + y \\ = \underline{\underline{\text{RHS}}} \end{array} \quad \left| \begin{array}{l} \textcircled{9} \\ \text{LHS} = x(\bar{x} + y) \\ = x \cdot \bar{x} + xy \\ = 0 + xy \\ = xy \\ = \underline{\underline{\text{RHS}}} \end{array} \right.$$

- ⑩ For every $x, y, z \in Z$ in a Boolean algebra

$$\textcircled{10} \quad x + (y + z) = x(y + z) + z \quad \textcircled{11} \quad x(yz) = (xy)z$$

Rul:

$$\textcircled{10} \quad \text{Let } A = x + (y + z) \quad \& \quad B = (xy) + z.$$

$$\begin{array}{ll} \text{Now } xA = xA & \& xB = xB \\ & = x[x + (y + z)] & = x[(xy) + z] \\ & = x & = x(xy) + xz \\ & & = xy + xz \\ & & = x + xz \\ & & = x \end{array}$$

$$\therefore xA = xB = x \quad \text{--- (1)}$$

Now $\bar{x}A = \bar{x}B$

$$\begin{aligned} &= \bar{x}[x + (y+z)] \\ &= \bar{x}x + \bar{x}(y+z) \\ &= x\bar{x} + \bar{x}(y+z) \\ &= 0 + \bar{x}(y+z) \\ &= \bar{x}(y+z) \end{aligned}$$

$$\bar{x}B = \bar{x}B$$

$$\begin{aligned} &= \bar{x}[(x+y) + z] \\ &= \bar{x}(x+y) + \bar{x}z \\ &= (\bar{x}x + \bar{x}y) + \bar{x}z \\ &= (0 + \bar{x}y) + \bar{x}z \\ &= \bar{x}y + \bar{x}z \\ &= \bar{x}(y+z) \end{aligned}$$

$$\therefore \bar{x}A = \bar{x}B = \bar{x}(y+z) \quad \text{--- (2)}$$

Now, $xA + \bar{x}A = xA + \bar{x}A$

$$xA + \bar{x}A = xB + \bar{x}B \quad [\text{using (1)}]$$

$$Ax + A\bar{x} = Bx + B\bar{x}$$

$$A(x + \bar{x}) = B(x + \bar{x})$$

$$A \cdot 1 = B \cdot 1$$

$$A = B$$

$$\Rightarrow x + (y+z) = (x+y) + z //$$

Q) For each pair of elements x and y in a Boolean Algebra

(a) $\overline{x+y} = \bar{x}\bar{y}$ (b) $\bar{x}\bar{y} = \bar{x} + \bar{y}$

Ans: (a) For every x in a Boolean algebra there is a unique \bar{x} such that $x + \bar{x} = 1$ and $x\bar{x} = 0$

(b) It is sufficient to show $\bar{x}\bar{y}$ is the complement of $x+y$, i.e. $(x+y) + (\bar{x}\bar{y}) = 1$ & $(x+y)(\bar{x}\bar{y}) = 0$

$$\text{Now } (x+y) + (\bar{x}\bar{y}) = [(x+y) + \bar{x}] [(\bar{x}\bar{y}) + y]$$

$$\begin{aligned}
 &= [(y+x)+\bar{z}] [(\bar{x}+y)+\bar{z}] \\
 &= [y+(\bar{x}+\bar{z})] [x+(y+\bar{z})] \\
 &= (y+1)(x+1) \\
 &= 1 \cdot 1 \\
 &= 1
 \end{aligned}$$

Also, $(x+y)(\bar{x}\bar{y}) = (\bar{x}\bar{y})(x+y)$

$$\begin{aligned}
 &= (\bar{x}\bar{y})x + (\bar{x}\bar{y})y \\
 &= (\bar{y}\bar{x})x + (\bar{x}\bar{y})y \\
 &= \bar{y}(x\bar{x}) + \bar{x}(y\bar{y}) \\
 &= \bar{y} \cdot 0 + \bar{x} \cdot 0 \\
 &= 0 + 0 \\
 &= 0
 \end{aligned}$$

(b)

Q) Apply DeMorgan's theorem to each expression.

④ $\overline{(A+B)} + \overline{C}$ ⑤ $(\overline{A} + B) + \overline{CD}$ ⑥ $(A+B)\overline{CD} + E + \overline{F}$

Sol:

④ $\overline{(A+B)} + \overline{C} = (\overline{A} + \overline{B}) \cdot \overline{\overline{C}} = (A+B)C//$

⑤ $(\overline{A} + B) + \overline{CD} = (\overline{\overline{A}} + B) \cdot \overline{\overline{CD}} = (\overline{A} + B)CD//$

⑥ $(A+B)\overline{CD} + E + \overline{F} = (A+B)\overline{CD} \cdot \overline{E} \cdot \overline{\overline{F}}$

$$= [(\overline{A} + \overline{B}) + \overline{\overline{C}} + \overline{\overline{D}}] \overline{EF}$$



$$= (\overline{A}\overline{B} + C + D) \overline{EF}$$

Q) Write a switching circuit for the following Boolean expression
④ $X = A \cdot B \cdot C + D + E$ ⑤ $Y = (A + B) \cdot C$

Sol:

④ $X = A \cdot B \cdot C + D + E$

⑤ $Y = (A + B) \cdot C$



Q) Find the complement of the following Boolean functions

④ $X = A(B+C)$ ⑤ $(A+B)(C+D)$

Sol: ④ $\overline{X} = \overline{A(B+C)}$ ⑤ $\text{Let } Y = (A+B)(C+D)$


$\Rightarrow \overline{X} = \overline{A} + \overline{B+C} \Rightarrow \overline{Y} = \overline{(A+B)(C+D)}$

$$= \overline{A} + \overline{B} \cdot \overline{C}$$

$$\overline{Y} = \overline{A+B} + \overline{C+D}$$

$$= \overline{A} \cdot \overline{B} + \overline{C} \cdot \overline{D}$$

Q10) Realize the Boolean expression $Y = \bar{A}B + A\bar{C} + \bar{B}C$



Q11) Implement the function using the truth table shown below, using minimum number of gates.


INPUT			output
A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Sol:- From the truth table, the output Y is 1 when
 $A = 0, B = 0, C = 0$, $A = 1, B = 0, C = 0$, $A = B = 1, C = 0$ &
 $A = B = C = 1$

$$\therefore Y = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$= (\cancel{\bar{A}} + \bar{A}) \bar{B}\bar{C} + ABC(\cancel{\bar{C}} + \bar{C})$$

$$= \underline{\bar{B}\bar{C}} + ABC$$



Q2) Show that the bubbled AND gate is same as NOR gate:

Ans:

Bubbled AND is shown in fig ①




Fig ①

$$\text{Output } Y = \bar{A} \cdot \bar{B} // -①$$

From ① & ②, we can conclude that the bubbled AND gate is same as NOR gate

NOR gate is shown in fig ②



Output

$$Y = \bar{A} + \bar{B}$$

$$Y = \bar{A} \cdot \bar{B} // -②$$

(∴ From De Morgan's Law
 $\bar{A} + \bar{B} = \bar{A} \cdot \bar{B}$)

Q3) Write the Dual of following expression

$$④ A+1=1 \quad ⑤ A \cdot 1=A \quad ⑥ A+BC=(A+B)+(A+C)$$

Rul:

$$④ \text{ Given } A+1=1$$

Dual of $A+1=1$ is

$$A \cdot 0=0 //$$

$$⑤ \text{ Given } A \cdot 1=A$$

Dual of $A \cdot 1=A$ is

$$A+0=A //$$

$$⑥ \text{ Given }$$

$$A+BC=(A+B)+(A+C)$$

Dual of $A+BC=(A+B)+(A+C)$ is

$$A(B+C)=(AB)AC //$$

Hint: ① Replace AND to OR & OR to AND
 $(\cdot \text{ to } +)$ $(+ \text{ to } \cdot)$


② Replace 1 to 0 & 0 to 1

Draw

AND-OR-Invert (AOI) circuit & write the output expression

Rul:


$$Y = \overline{AB+CD}$$



(15) EXPLAIN inhibit & enable operation for

- ④ Two input AND gate ⑤ Two input AND gate with enable

Rul.




Output is,

$$Y = A \bar{B}$$

If $B=0$, $Y=1$ (Enable)
if $A=1$

If $S=1$, $Y=0$, (Inhibit)

⑤





$$\text{Output, } Y = AB\bar{S}$$

If $A=1, B=1, S=0$, then $Y=1$,
then gate is enabled

If $A=1 @ 0, B=1 @ 0, S=1$,
the output $Y=0$, then the gate
is inhibited

(16) Prove the following equalities.

④  \Leftrightarrow 

⑤  \Leftrightarrow 

Rul: Let A, B be inputs, Y be output

⑥ $Y = A+B = \overline{\overline{A} \cdot \overline{B}} = \overline{\overline{A}} + \overline{\overline{B}} = A+B$

⑦ $Y = AB = \overline{\overline{A} + \overline{B}} = \overline{\overline{A}} \cdot \overline{\overline{B}} = AB$

⑧ $Y = \overline{A+B} = \overline{\overline{A} \cdot \overline{B}}$

⑨ $Y = \overline{A \cdot \overline{B}} = \overline{\overline{A}} + B$

DeMorgan's theorem

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

$$\overline{A \cdot \overline{B}} = \overline{A} + B$$

(17) SIMPLIFY the following

⑩ $XY + X'Z + YZ$ ⑪ $\overline{(A+B)(A+C+\overline{D})(A+\overline{C}+D)(B+\overline{C})}$

⑫ $\overline{\overline{A}(B+\overline{C})}(A+\overline{B}+C)(\overline{A}\overline{B}\overline{C})$ ⑬ $\overline{(B+\overline{C})(\overline{B}+C)(\overline{A}+B+\overline{C})}$

Ques:

$$\begin{aligned}
 \textcircled{a} \quad \text{Let } A &= XY + X'Z + YZ \quad (\text{Here } X' = \bar{X}) \\
 &= XY + X'Z + YZ(X+X') \quad (\because X+X'=1) \\
 &= \cancel{XY} + X'Z + \cancel{XYZ} + X'YZ \\
 &= XY(1+\cancel{Z}) + X'Z(1+\cancel{Y}) \\
 &= XY + X'Z
 \end{aligned}$$

$$\begin{aligned}
 \textcircled{b} \quad \text{Let } X &= \overline{A(B+C)} \cdot (A+\bar{B}+C) \cdot \overline{\bar{A}\bar{B}\bar{C}} \\
 &= (\bar{A})+(\bar{B}+\bar{C}) (A+\bar{B}+C) (\bar{A}+\bar{B}+\bar{C}) \\
 &= (A+\bar{B} \cdot \bar{C}) (A+\bar{B}+C) (A+B+C) \\
 &= (A+\bar{B}C) (A+\bar{B}+C) (A+B+C) \\
 &= (AA+A\bar{B}+AC+A\bar{B}C+\cancel{B\bar{B}C}+\cancel{BCC})(A+B+C) \\
 &= (A+A\bar{B}+AC+A\bar{B}C+\cancel{BC}+\cancel{B\bar{C}})(A+B+C) \\
 &= (A(1+\bar{B}+\cancel{C}+\cancel{B\bar{C}})+\cancel{BC})(A+B+C) \\
 &= (A+\bar{B}C) (A+B+C) \\
 &= AA+A\bar{B}+AC+A\bar{B}C+\cancel{B\bar{B}C}+\cancel{BCC} \\
 &= A+A\bar{B}+AC+A\bar{B}C+\cancel{BC} \\
 &= A(1+\bar{B}+\cancel{C}+\cancel{B\bar{C}})+\cancel{BC} \\
 &= \underline{A+\bar{B}C}
 \end{aligned}$$

$$\begin{aligned}
 \textcircled{c} \quad \text{Let } Y &= (A+B)(A+C+\bar{D})(A+\bar{C}+D)(B+\bar{C}) \\
 &= (AA+AC+A\bar{D}+AB+BC+\bar{BD}) \quad [AA=A] \\
 &\quad (AB+A\bar{C}+B\bar{C}+\bar{CC}+\bar{BD}+\bar{CD}) \quad [\bar{CC}=\bar{C}] \\
 &= (A+AC+A\bar{D}+AB+BC+\bar{BD})(AB+A\bar{C}+B\bar{C}+\bar{C} \\
 &\quad +\bar{BD}+\bar{CD})
 \end{aligned}$$

$$\begin{aligned}
 &= [A(1 + C + \overline{D} + B) + BC + B\overline{D}] [\overline{AB} + \overline{C}(A + B + \overline{1 + D}) \\
 &\quad + BD] \\
 &= [A + BC + B\overline{D}] [\overline{AB} + \overline{C} + BD] \\
 &= A\overline{AB} + A\overline{C} + ABD + AB\overline{B}C + B\overline{C}\overline{C} + B\overline{B}CD + \\
 &\quad A\overline{B}\overline{B}\overline{D} + B\overline{C}\overline{D} + B\overline{B}\overline{D}\overline{D} \\
 &= \cancel{AB} + A\overline{C} + \cancel{ABD} + \cancel{ABC} + BCD + \cancel{A\overline{B}\overline{D}} + \cancel{B\overline{C}\overline{D}} \\
 &= [AC(1 + D + \overline{C} + \overline{D}) + A\overline{C} + BCD + B\overline{C}\overline{D}] \\
 &= AC + A\overline{C} + BCD + B\overline{C}\overline{D} \\
 &= A(C + \overline{C}) + B(CD + \overline{C}\overline{D}) //
 \end{aligned}$$

(d) Let

$$\begin{aligned}
 Y &= \overline{(B+C)} \overline{(B+C)} \overline{(\overline{A}+B+\overline{C})} \\
 &= \overline{\overline{B}\overline{C} + BC + \overline{B}\overline{C} + \overline{C}\overline{C}} (\overline{\overline{A}} \cdot \overline{B} \cdot \overline{C}) \\
 &= \overline{BC + \overline{B}\overline{C}} (A\overline{B}\overline{C}) \\
 &= \overline{AB\overline{B}\overline{C}C + A\overline{B}\overline{B}C\overline{C}} \\
 &= \overline{Y} \quad \textcircled{a} \quad Y = \overline{(B+C)} \overline{(B+C)} \overline{(\overline{A}+B+\overline{C})} \\
 &= \overline{(B+C)} + \overline{(B+C)} + \overline{(\overline{A}+B+\overline{C})} \\
 &= (\overline{B}, C) + (B, \overline{C}) + (\overline{A} + B + \overline{C}) \\
 &= \overline{BC} + B\overline{C} + \overline{A} + B + \overline{C} \\
 &= \overline{BC} + B\overline{C} + \overline{A} + \overline{C} \\
 &= \overline{BC} + B + \overline{A} + \overline{C} \\
 &= B + C + \overline{A} + \overline{C} = \overline{B + \overline{A} + \overline{C} + C} \\
 &= B + \overline{A} + 1
 \end{aligned}$$

Syllabus: Introduction to Flip-Flop, NAND Gate Latch / NOR Gate Latch, RS Flip-Flop, Clocked Flip-Flop : Clocked RS Flip-Flop.


* Introduction:

Latch: Latch is a bistable element, whose output changes when its input changes.

Flip-Flop: Flip-Flop is a bistable element, whose output changes only either at the rising or falling edge of the enable signal (clock signal)









Note:

① Composition of Latch & flip-Flop:

Latch	Flip-Flop (Bistable Multivibrator)
<p>① Latch is a bistable element, whose output changes when its input changes (Sometime clock signal may be present)</p> <p>② It doesn't require any external timing signals (Asynchronous device)</p> <p>③ Output changes when its input changes</p> <p>④ Symbol of Latch is shown in fig①</p>  <p>Active-High input S-R Latch (Fig①)</p>	<p>① Flip-Flop is a bistable element, whose output changes only either at the rising or falling edge of the enable signal (Clock signal)</p> <p>② It requires a special timing signal called the clock (Synchronous device)</p> <p>③ Its content (output) remains constant even if the input changes</p> <p>④ Symbol of Flip-Flop is shown in fig②</p>  <p>Positive edge triggered SRFF (Fig②)</p>

- ⑤ The input lines are continuously being interrogated.
- ⑥ It is the basic element for storing information (can store one bit of information).
- ⑤ Inputs are normally sampled and interrogated continuously.
- ⑥ It is the basic element for storing information (can store one bit of information).

② IEEE Logic Symbols & Traditional Logic-gate Symbols

Logic function	Traditional Logic Symbol	IEEE Logic Symbol
AND		
OR		
NOT		
NAND		
NOR		
XOR		
XNOR		

③ Two categories of Flip-Flops:

Table ③

① Edge-Triggered Flip-Flops


The term edge-triggered means that the flip-flop changes state either at the positive edge (rising edge)

④ at the negative edge (falling edge) of the clock pulse a is sensitive to its input only at this transition of the clock.


Three basic types of edge-triggered flip-flop:

- ① S-R
- ② D
- ③ J-K

The logic symbol is shown in Fig(4)



④ Positive edge-triggered



④ negative edge-triggered

Fig(4): Edge-triggered flip-flop


⑤ Pulse-triggered (Master-Slave) Flip-Flop

The term pulse-triggered meant that data are entered into the flip-flop on the leading edge of the clock pulse, but the output does not reflect the input state until the trailing edge of the clock pulse. The inputs must be setup prior to the clock pulse's leading edge, but the output is postponed until the trailing edge of the clock.

Three basic types of pulse-triggered flip-flops:

- ① S-R
- ② D
- ③ J-K

The logic symbol is shown in Fig(5)



Fig(5): Pulse-triggered (master-slave) flip-flop

* SR Latch @ RS Latch

The Simplest type of Latch is SR Latch. It has 2 inputs, namely SET(S) & RESET(R), and 2 outputs Q and \bar{Q} .

The SR Latch can be implemented using NAND gates
 ① NOR gates

② NAND Gate Latch ③ SR Latch using NAND gates ④ RS Latch using NAND gates :

The NAND gate based SR Latch is shown in fig 6②
 It consists of cross connected NAND gates.




Fig 6② : circuit diagram




Fig 6③

Fig 6④

The logic Symbol of SR Latch is shown in fig 6③.
 The IEEE Symbol of SR Latch is shown in fig 6④.

Operation:

Case 1: $S=1, R=1$

① Let $Q=1 (\bar{Q}=0)$: The inputs to the gate 1 are $S=1 \& \bar{Q}=0$, so its output is $Q=1$ (No change)
 The inputs to the gate 2 are $R=1 \& Q=1$, so its output is $\bar{Q}=0$ (No change)

② Let $Q=0 (\bar{Q}=1)$: The inputs to the gate 1 are $S=1 \& \bar{Q}=1$, so its output is $Q=0$ (No change)
 The inputs to the gate 2 are $R=1 \& Q=0$, so its output is $\bar{Q}=1$ (No change)

③ Let $S=0, R=0$: The inputs to the gate 1 are $S=0 \& \bar{Q}=0$, so its output is $Q=0$
 The inputs to the gate 2 are $R=0 \& Q=0$, so its output is $\bar{Q}=0$

④ Let $S=0, R=1$: The inputs to the gate 1 are $S=0 \& \bar{Q}=0$, so its output is $Q=0$
 The inputs to the gate 2 are $R=1 \& Q=0$, so its output is $\bar{Q}=1$ (Set)

⑤ Let $S=1, R=0$: The inputs to the gate 1 are $S=1 \& \bar{Q}=0$, so its output is $Q=1$
 The inputs to the gate 2 are $R=0 \& Q=1$, so its output is $\bar{Q}=0$ (Reset)

Output is $\bar{Q}=1$ (No change)

\therefore When $\bar{R}=1$, $\bar{S}=1$, the output remains in the previous state (Last State) \Rightarrow Output doesn't change.

Case 2: $\bar{S}=0$, $\bar{R}=1$

④ Let $Q=1$ ($\bar{Q}=0$): The inputs to the gate 1 are $\bar{S}=0 \& \bar{Q}=0$, so its output is $Q=1$.

The inputs to the gate 2 are $\bar{R}=1 \& Q=1$, so its output is $\bar{Q}=0$.

⑤ Let $Q=0$ ($\bar{Q}=1$): The inputs to the gate 1 are $\bar{S}=0 \& \bar{Q}=1$, so its output is $Q=1$.

The inputs to the gate 2 are $\bar{R}=1 \& Q=1$, so its output is $\bar{Q}=0$.

\therefore When $\bar{S}=0$, $\bar{R}=1$, the output is Set ($Q=1$)

Case 3: $\bar{S}=1$, $\bar{R}=0$

The input to gate 2 is $\bar{R}=0$, so its output is $\bar{Q}=1$.

Now inputs to the gate-1 are $\bar{S}=1 \& \bar{Q}=1$, so its output is $Q=0$.

\therefore When $\bar{S}=1$, $\bar{R}=0$, the output is Reset ($Q=0$)

Case 4: $\bar{S}=0$, $\bar{R}=0$

When $\bar{S}=0$, $\bar{R}=0$, both the outputs $Q \& \bar{Q}$ try to become 1, which is not possible.

The condition $\bar{S}=\bar{R}=0$ is avoided because it results in an invalid mode of operation (Forbidden state) [Major drawback]

[of any SET-RESET type of Latch]

The truth table of NAND gate Latch is shown in fig 6④

INPUTS		OUTPUTS		Comments
\bar{S}	\bar{R}	Q	\bar{Q}	
1	1	NC	NC	No change. Latch remains in previous state
0	1	1	0	Latch SETS
1	0	0	1	Latch RESETS
0	0	1	1	Invalid condition

Fig 6④

⑤ NOR Gate Latch @ SR Latch using NOR gates @ RS

Latch using NOR gates :

The NOR gate based SR Latch is shown in fig 7④

It consists of cross connected NOR gates.




Fig 7④: circuit diagram

Fig 7④

The logic symbol of SR Latch is shown in fig 7④

Operation:

Case 1: $R=0, S=0$

Let $Q=1 (\bar{Q}=0)$: The inputs to the gate 1 are $R=0$ & $\bar{Q}=0$, So its output is $Q=1$ (No change)

The inputs to the gate 2 are $S=0$ & $Q=1$, So its output

if $\bar{Q}=0$ (No Change)

④ Let $Q=0/\bar{Q}=1$: The inputs to the gate 1 are $R=0$ & $\bar{Q}=1$, so its output is $Q=0$ (No change)

The inputs to the gate 2 are $S=0 \& Q=0$, so its output is $\bar{Q}=1$ (No change)

\therefore When $R=S=0$, the output remains in the previous state.

Case 2: $R=0, S=1$

The input to gate 2 is $S=1$, so its output is $\bar{Q}=0$. Now inputs to gate 1 are $R=0 \& \bar{Q}=0$, so its output is $Q=1$.

\therefore When $R=0, S=1$, the output is Set ($Q=1$)

Case 3: $R=1, S=0$

The input to gate 1 is $R=1$, so its output is $Q=0$. Now inputs to gate 2 are $S=0 \& Q=0$, so its output is $\bar{Q}=1$.

\therefore When $R=1, S=0$, the output is Reset ($Q=0$)

Case 4: $R=1, S=1$

When $R=S=1$, both the outputs $Q \& \bar{Q}$ try to become 0, which is not possible.

The condition $R=S=1$, is avoided because it results in an invalid mode of operation (Forbidden State).


The truth table of NOR gate Latch is shown in Fig 7④

Inputs	Outputs		Comments
R S	Q	\bar{Q}	
0 0	NC	NC	No change. Latch remains in Previous State
0 1	1	0	Latch SETS
1 0	0	1	Latch RESETS
1 1	0	0	Invalid Condition

Fig 7@

Note:

- ① The outputs Q/\bar{Q} can also be denoted by X/\bar{X} @ A/\bar{A}
- ② Q is Normal FF output, \bar{Q} is inverted FF output.
- ③ $Q=1, \bar{Q}=0 \rightarrow$ SET State @ 1 State @ High State.
- ④ $Q=0, \bar{Q}=1 \rightarrow$ Low State @ 0 State @ CLEAR @ RESET State
- ⑤ In NAND gate SR Latch, instead of $\bar{S} \wedge \bar{R}$ (inputs), $S \wedge R$ can be used. Similarly in NOR gate SR Latch, instead of $S \wedge R$, $\bar{S} \wedge \bar{R}$ can be used.
- ⑥ Sometimes NAND gate based SR Latch is called as $\bar{S} \bar{R}$ Latch (because inputs are \bar{S}, \bar{R})
- ⑦ RS Flip-Flop @ RS Flip-flop Latch @ NAND Gate SR Latch
Fig ⑧ shows RS Flip-Flop (alternative Way of NAND Gate SR Latch implementation)
Explanation is same as NAND Gate SR Latch (page 4)
Case 1: $\bar{S}=1, \bar{R}=1 \Leftrightarrow S=0, R=0$.

@ Circuit diagram of
RS flip-flop latch④ Logic
Symbol

Inputs	Outputs		Comments
S R	Q	\bar{Q}	
0 0	NC	NC	Last State @ No change @ Previous state
1 0	1	0	SET
0 1	0	1	RESET
1 1	1	1	Invalid condition (forbidden)

⑤ Truth table

Fig ⑧ : RS - Flip-flop

Case 2: $\bar{S}=0, \bar{R}=1 \Rightarrow S=1, R=0$ Case 3: $\bar{S}=1, \bar{R}=0 \Rightarrow S=0, R=1$ Case 4: $\bar{S}=0, \bar{R}=0 \Rightarrow S=1, R=1$

Cases ③ & ④ can be replaced by NOT gate or NOR gate.

$$x \rightarrow \boxed{\text{NOR}} = x \rightarrow \boxed{\text{NOT}} = x \rightarrow \boxed{\text{NOR}}$$

Clocked Flip-flop (Clocked RS Flip-flop) (Enable RS FF)

Clock & RS Flip-flop using NAND gates

The Clocked RS NAND gate flip-flop is shown in fig 9@.




Fig 9@: Circuit diagram

The logic symbol of Clocked RS NAND gate flip-flop is shown in fig 9@.

Operation:

• Clock is Low ($CLK=0$):

When the clock is low, the output of gates 1 and 2 is high(1). Hence the output of gates 3 & 4 will not change regardless of S & R input values.

\therefore When $CLK=0$, $S=X$, $R=X$, the output remains in the previous state.

• Clock is high ($CLK=1$):

Case 1: $S=0, R=0$

When $R=S=0$, the output remains in the previous state. ($CLK=1$)

Case 2: $S=1, R=0$

When $S=1$, $R=0$ & $CLK=1$, the output is Set ($Q=1$)

Case 3: $S=0, R=1$

When $S=0$, $R=1$ & $CLK=1$, the output is Reset ($Q=0$)

Case 4: $S=1, R=1$

When $S=R=CLK=1$, both the outputs Q & Q-bar turn to




Fig 9@: Logic Symbol

become 1, which is not possible (Invalid condition @)
Forbidden state)

The truth table of Clocked RS NAND gate flip-flop
is shown in fig 9@.

Inputs			Outputs		Comments
CLK	S	R	Q	\bar{Q}	
0	X	X	NC	NC	No Change (previous state)
1	0	0	NC	NC	No Change (previous state)
1	1	0	1	0	SET
1	0	1	0	1	RESET
1	1	1	1	1	Invalid

Fig 9@ : Truth table of Clocked RS NAND gate FF

b) Clocked RS Flip-flop using NOR gates

The Clocked RS NOR gate flip-flop is shown in fig 10@.




Fig 10@: circuit diagram




Fig 10@: Logic Symbol

The logic symbol of Clocked RS NOR gate flip-flop is shown in fig 10@.

operation:

• CLOCK is LOW (CLK=0):

When the clock is low, the output of gates 1 and 2 is Low(0). Hence the output of gates 3 & 4 will not change regardless of S & R input values.

\therefore When $CLK=0$, $S=X$, $R=X$, the output remains in the previous state.

- CLOCK is high ($CLK=1$):

Case 1: $R=0, S=0$

When $R=S=0 \wedge CLK=1$, the output remains in the previous state.

Case 2: $R=0, S=1$

When $R=0, S=1 \wedge CLK=1$, the output is Set ($Q=1$)

Case 3: $R=1, S=0$

When $R=1, S=0 \wedge CLK=1$, the output is Reset ($Q=0$)

Case 4: $R=1, S=1$

When $R=S=CLK=1$, both the outputs Q & \bar{Q} try to become 0, which is not possible (Invalid Condition ① Forbidden State)

The truth table of Clocked RS NOR gate flip-flop is shown in Fig 10@

Inputs			Outputs		Comments
CLK	R	S	Q	\bar{Q}	
0	X	X	NC	NC	No Change (previous state)
1	0	0	NC	NC	No Change (previous state)
1	0	1	1	0	SET
1	1	0	0	1	RESET
1	1	1	0	0	Invalid Condition

Fig 10@: Truth table of Clocked RS NOR gate FF

Note: $X \rightarrow$ Don't care ($1 @ 0$)

Проблемы

- ① If the \bar{S} & \bar{R} waveforms in fig 1@ are applied to the inputs of the Latch of fig 1@, determine the waveform that would be obtained on the Q output. Assume that Q is initially low.





Fig. 16

Q.1: We have truth table of SR Latch

INPUTS	OP	
S	R	Q
1	1	NC
0	1	1
1	0	0
0	0	1



- 2) Construct the TT for the circuit shown in fig (2)





Fig. 2

Inputs			Outputs		R
CLK	S	R	A	\bar{A}	
0	X	X	0	0	Invalid
1	0	0	0	0	
1	0	1	0	1	→ Reset
1	1	0	1	0	→ Set
1	1	1	NC	NC	↑ Previous state

3) Determine the Q-output waveform if the inputs shown in fig 3(a) are applied to a gated S-R Latch that is initially RESET



Inputs			Output
CLK	S	R	Q
0	X	X	Q(NC)
1	0	0	Q(NC)
1	1	0	1
1	0	1	0
1	1	1	Invalid (Avoided)

Syllabus: Introduction to MicroController, 8051 Microcontroller, Architecture and an example of Microcontroller based Stepper Motor Control System (only Block diagram approach)

* Introduction:

- In 1981, Intel Corporation introduced an 8-bit MicroController, called the 8051.
- Some of the companies producing a member of the 8051 family : Intel, Atmel, Philips / Signetics, Infineon, Dallas Semi / Maxim, Motorola etc
- A MicroController has a CPU (a microProcessor) in addition to a fixed amount of RAM, ROM, I/O ports, & a timer all on a single chip.
②
The Processor, RAM, ROM, I/O Ports, & timer are all embedded together on a single chip in a Microcontroller.

→ Advantages of microcontroller (MC)

- ① No need of any external memory, I/O ② timers.
- ② Higher Performance
- ③ Lower Power Consumption
- ④ Compact Size

→ Criteria for choosing a microcontroller

- | | |
|--|--|
| <ol style="list-style-type: none"> ① Speed ② Packaging ③ Power Consumption ④ Cost / unit | <ol style="list-style-type: none"> ⑤ Amount of RAM & ROM on chip ⑥ Number of I/O pins & the timer on the chip ⑦ Ease of upgrading to higher-performance. ⑧ Lower power consumption versions. |
|--|--|

→ Applications of Microcontroller


<u>Home Appliances</u>	<u>Office</u>	<u>Others</u>
① Intercom	① Telephone	① Engine control
② Telephone	② Computer	② Air bag
③ Security System	③ Copier	③ Climate control
④ Fax Machine	④ Laser Printer	④ Keyless entry
⑤ Computer	⑤ Color Printer	⑤ Instrumentation
⑥ Camcorder	⑥ Network Server	⑥ Car
⑦ Remote Control	⑦ Internet terminal	⑦ Traffic signals
⑧ VCR	⑧ Mouse	⑧ Aeroplane
⑨ Video games	⑨ CD-ROM driver	⑨ Diagnostic
⑩ Camera	⑩ Elevators	⑩ Water level controller
⑪ Paging	⑪ Modem	
⑫ Sewing Machines		
⑬ Musical Instruments		
⑭ Cellular phones		
⑮ Cable TV tuner		
⑯ TV		
⑰ Washing machines		

→ Features of 8051 microcontroller

- ① 8-bit CPU
- ② 128 bytes of RAM.
- ③ 4K bytes of on-chip ROM. (8051 can have a maximum of 64K bytes of on-chip ROM)
- ④ Two 16 bit timer/counter
- ⑤ One Serial Port
- ⑥ Four I/O Ports (each 8-bits wide) (Provides 32 I/O Pin)

- ④ 8-bit Program Status Word (PSW)
- ⑤ 16-bit Program Counter (PC) and Data Pointer (DPTR)
- ⑥ 8-bit Stack Pointer (SP)
- ⑦ Two external & three internal interrupts
- ⑧ Four register banks, each containing 8 registers.
- ⑨ 8-bit data bus
- ⑩ 16-bit address bus.
- ⑪ Full duplex serial data transmitter/receiver
- ⑫ Oscillator & clock circuit (operates at a clock frequency of 12MHz)

* Block diagram of 8051 Microcontroller ⑭
Architecture of 8051 Microcontroller



Fig⑭: Block diagram of 8051 microcontroller

The block diagram of 8051 microcontroller is shown in Fig①.

8051 microcontroller consists of Registers, memory, I/O ports, Interrupt, Timer/Counter, UART, oscillator & clock circuit.

- ④ A register (Accumulator): It is an 8-bit register used for arithmetic & logical operations.
- ⑤ B register: It is an 8-bit register used for multiplication & division operations.
- ⑥ Internal memory: Internal memory of 8051 are
 - ⑦ 128 bytes RAM
 - ⑧ 128 bytes of Special function RAM
 - ⑨ 4K bytes ROM.
- ⑩ External memory: External memory of 8051 are
 - ⑪ ROM (64K bytes for program)
 - ⑫ RAM (64K bytes of data memory)
- ⑬ Stack: It is a section of internal RAM used to store information temporarily (data @ address)
- ⑭ Stack Pointer (SP): It is an 8-bit register used to access the stack
- ⑮ I/O Ports: There are four I/O Ports each comprising 8 bits, namely P0, P1, P2 & P3
 - Three types of buses are used
 - ⑯ Address Bus (16-bit)
 - ⑰ Data Bus (8 bit bi-directional)
 - ⑱ Control Bus (consists of RD, WR, PSEN, ALE & EA)
- ⑲ DPTR (Data Pointer): It is a 16-bit register used to hold the address of external data memory @ program memory. It consists of two 8-bit registers namely DPH (high byte) & DPL (Low byte)
- ⑳ Instruction Pointer (IP)
- ㉑ Program Counter (PC): It is a 16-bit register which holds

the address of the next instruction to be executed

5

④ Interrupts: There are six interrupts in the 8051.


⑤ Timers/ counters: 8051 has two timers / counters:

TIMER0 & TIMER1 (16-bit)

⑥ Registers bank: There are four register banks each consisting of 8-bit general purpose registers (R₀-R₇)

⑦ Flag-Register & Program Status Word (PSW) Register:

~~overflow flag~~



⑧ UART (Universal Asynchronous Receiver & Transmitter):

It is used for sending & receiving data bits serially.

⑨ Oscillator & Clock Circuits: Operates at a clock frequency of 12MHz.

E Microcontroller based Stepper Motor control System

① 8051 microcontroller connection to the Stepper Motor:

The microcontroller based Stepper motor control system is shown in fig(2).

It consists of 8051 microcontroller, resistors, ULN2003 & a Stepper motor.

8051 microcontroller:

- 8051 MC is low power, high-performance, 8-bit processor.

Resistor:


- If it is required, the external pull up resistors are connected to pins depending on the microcontroller.

ULN 2003:

- It is a high voltage & high current darlington array IC.

Stepper Motor:

- It is an electromechanical device which converts electrical pulse into mechanical motion.
- This motor divides the complete rotation (360°) into a number of equal steps.
- Stepper motor consists of a rotor @ rotating shaft
@ Motor shaft (usually a permanent magnet) & a stator (fixed external winding @ coil)



Fig@: 8051 connection to Stepper motor.

Principle:

- The main principle of the circuit is to rotate the Stepper motor stepwise at a particular step angle.

- ④ The Speed of the motor is determined by the time delay between each incremental movement.
- ⑤ Motor moves each time a pulse is received.
- ⑥ The Stepper motor has 4 coils. These four coils are activated in the cyclic order, methods:
- ⑦ Full step drive: Two coils are energized at a time.
 - ⑧ Half step drive: Coils are energized alternatively.
- ⑨ Motor is connected to the Port 1 (P1.0 - P1.3) of the microcontroller through a driver IC
- ⑩ The ULN 2003 IC is used to drive the stepper motor as the controller cannot provide current required by the motor (Stepper motor requires more than 60mA)
- ⑪ Table (3) shows a 2-Phase, 4-Step stepping sequence

clock Line	Step #	Winding A	Winding B	Winding C	Winding D	Counter clockwise
	1	1	0	0	1	
	2	1	1	0	0	
	3	0	1	1	0	
	4	0	0	1	1	

Table(3): Normal 4-Step Sequence

* Step angle (degree) Step angle = $\frac{360}{\text{No of steps per revolution}}$

* Revolutions Per minute (RPM) $\text{RPM} = \frac{60 \times \text{steps per second}}{\text{steps per revolution}}$

* Advantages:

- High resolution dynamic torque

- Requires low operating voltage
- Consumes less power
- Cost-effective
- No encoder is required for simple positioning etc

* Applications:

- Facsimile machines
- Plotters
- Image Scanners
- Copiers
- Robotics
- Dot-matrix printers
- Clocks
- Card readers
- Floppy disk
- Hard disk drives
- Teletypewriter


Syllabus: Introduction, Elements of communication system, Modulation: AMPLITUDE Modulation, SPECTRUM Power, AM Detection(Demodulation), Frequency and Phase Modulation. AMPLITUDE and Frequency Modulation : A Comparison.

* Communication: Communication is the process of exchanging information between two points (through connection (Wired) or Connectionless (Wireless) medium)

* Communication System: Communication System is a set of electronic equipments used for communication purpose.

* Elements of Communication SYSTEM (Block diagram of Communication System):

Fig① Shows the basic elements of a Communication System



Fig①: Block diagram of Communication System

Source of information:

- The four important sources of information are:
- ① Speech ② Television ③ Facsimile (Fax) & ④ Personal computer

→ The signal that carries information cannot travel long distance.

Modulator & transmitter:

- It converts the information signal to a form suitable

for transmission over the channel (Modulation)

→ It amplifies the information signal.

Channel:

→ It is the physical medium through which the information is sent. (It may introduce noise & distortion)

→ It can be a pair of conducting wires, optical fiber, co-axial cable, waveguide or free space.

Demodulator & Receiver:

→ It extracts the message signal from the received signal (Demodulation & Detection) ↑ Remove noise

→ It amplifies the message signal. (or filtering)

Destination:

→ The message signal is fed to Loud speaker, TV Picture tube, Computer display screen etc

Note:

① Message Signal is called as Information Signal @
Baseband Signal @ Unmodulated Signal @ Low frequency
Signal @ Modulating Signal

② Carrier Signal is called as High frequency signal

③ Frequency range with application

SL no.	Frequency range (Band)	Applications
1	30Hz - 300Hz, Extremely Low frequencies (ELF)	Power transmission
2	300Hz - 3KHz, Voice frequency (VF)	Audio, submarine communication, Navigation

3	3KHz - 30KHz, Very Low Frequency (VLF)	Submarine Communication, Navigation
4	30KHz - 300KHz, Low frequencies (LF)	Submarine Communication, Navigation.
5	300KHz - 3MHz, Medium frequencies (MF)	AM broadcast, Aeronautical Comm
6	3MHz - 30MHz, High frequencies (HF)	Shortwave transmission.
7	30MHz - 300MHz, Very high frequencies (VHF)	TV & FM broadcast.
8	300MHz - 3GHz, Ultra high frequencies (UHF)	Communication Satellitry, Cellular Phones, Personal Comm System
9	3GHz - 30GHz, Super high frequencies (SHF)	Satellite communication, Radar
10	30GHz - 300GHz, Extremely high frequencies (EHF)	Satellite communication, Radar

* Need for modulation :

- ① Increase the operating range ② Increase the range of communication ③ Long distance communication.

Modulation increases the frequency of the signal & thus they can be transmitted over long distances.

④ Reduce the height of antenna:

Minimum height of the antenna is,

$$h = \lambda/4 = \frac{c}{4f} \quad (\because \lambda = \frac{c}{f})$$

$\lambda \rightarrow \text{Wavelength (m)}$
 $c \rightarrow \text{Velocity of Light}$
 $(3 \times 10^8 \text{ m/s})$
 $f \rightarrow \text{Frequency (Hz)}$

$$\text{If } f = 1\text{ KHz}, h = \frac{3 \times 10^8}{4 \times 10^3} = 75,000 \text{ m}$$

(Impractical)

$$\text{If } b=1 \text{ MHz}, h = \frac{3 \times 10^8}{4 \times 1 \times 10^6} = 7.5 \text{ M} \quad (\text{Practical})$$

③ Avoid mixing of signals:

Modulation avoids mixing of signals (by using different carrier frequencies for different signals)

④ Allows Multiplexing of Signals:

Modulation allows the transmission of two or more signals simultaneously over the same channel (multiplexing)

⑤ Improves the Quality of Reception & Reduces noise:

Modulation reduces the effect of noise & thus improves the quality of reception

⑥ Allows adjustments in bandwidth

Modulation allows to vary the bandwidth of the signal (modulated signal)

⑦ Wireless Communication:

Modulation avoids the use of wires (sometimes). i.e. Signal can be radiated into free space

* Modulation:

The process of changing one of the characteristics (e.g. Amplitude, frequency & Phase) of a carrier signal (High frequency signal) with respect to the instantaneous values of the message signal (Low frequency signal) is called Modulation.

Note: ① The message signal is given by.

$$m(t) = V_m \sin \omega_m t$$

Where $V_m \rightarrow$ Peak @ maximum amplitude of message signal.

$\omega_m \rightarrow$ Angular frequency of the message signal.

② The carrier signal is given by,

$$C(t) = V_c \sin(\omega_c t + \phi)$$


Where, $V_c \rightarrow$ Peak @ maximum amplitude of carrier signal.

$\omega_c \rightarrow$ Angular frequency of the carrier signal

$\phi \rightarrow$ Phase angle of the carrier signal with respect to some reference.

③ Demodulation & detection

The process of recovering (extracting) the information signal (message signal) from the modulated signal is called demodulation & detection.



Type of Modulation:

There are three basic types of modulation.

① Amplitude Modulation

② Frequency Modulation] → Angle Modulation

③ Phase Modulation.


④ AMPLitude Modulation (AM):

The process of changing the amplitude of carrier wave with respect to the instantaneous value of the message signal is called AMPLitude modulation (AM)

→ Here the frequency & phase of the carrier wave is kept constant

→ During the positive half-cycle of the message signal, the amplitude of the carrier wave is increased.

→ During the negative half-cycle of the message signal, the amplitude of the carrier wave is decreased.



* AM Wave equation @ Instantaneous Voltage of AM Wave

Let the message signal is given by,

$$M(t) = V_m \sin \omega_m t \quad \text{--- (1)}$$

$V_m \rightarrow$ Peak amplitude of message signal

& the carrier signal is,

$$C(t) = V_c \sin \omega_c t \quad \text{--- (2)}$$

$\omega_m \rightarrow$ Angular frequency of message signal

$V_c \rightarrow$ Peak amplitude of carrier signal

$\omega_c \rightarrow$ Angular frequency of carrier signal.

(Instantaneous amplitude)

The AMPLITUDE of the

AM wave (modulated carrier) is,

$$A(t) = V_c + K_a M(t)$$

$$= V_c + K_a V_m \sin \omega_m t \quad \text{--- (3)} \quad \left[\text{using (1)} \right] \quad \left(K_a \rightarrow \begin{array}{l} \text{Amplitude} \\ \text{Sensitivity of} \\ \text{the modulator} \end{array} \right)$$

The AM wave @ Instantaneous Voltage of AM Wave is,

$$V(t) = A(t) \sin \omega_c t \quad \text{--- (4)}$$

Using (3) in (4), we get

$$V(t) = (V_c + V_m \sin \omega_m t) \sin \omega_c t \quad (\text{Let } K_a = 1)$$

$$\Rightarrow V(t) = V_c \sin \omega_c t + V_m \sin \omega_c t \sin \omega_m t$$

$$\Rightarrow V(t) = V_c \sin \omega_c t + \frac{V_m}{2} \cos(\omega_c - \omega_m)t - \frac{V_m}{2} \cos(\omega_c + \omega_m)t \quad \text{--- (5)}$$

$$\therefore \sin A \sin B = \frac{1}{2} [\cos(A-B) - \cos(A+B)]$$

$$\text{Let } m = \frac{V_m}{V_c} \Rightarrow V_m = m V_c \quad \text{--- (6)}$$

using (6) in (5), we get

$$V(t) = V_c \sin \omega_c t + \frac{m V_c}{2} \cos(\omega_c - \omega_m)t - \frac{m V_c}{2} \cos(\omega_c + \omega_m)t \quad \text{--- (7)}$$

↑
 carrier ↑
 @ Difference frequency
 Lower side band (LSB) ↑
 Sum Frequency
 @ Upper side band (USB)

Eqs ⑤ & ⑥ are AM Wave & Instantaneous Voltage of AM Wave

Note: ① From Eqs ⑤ & ⑥, the AM Wave consists of

- ② A carrier at frequency f_c with amplitude V_c
- ③ LSB at frequency $(f_c - f_m)$ with amplitude $\frac{mV_c}{2}$ or $\frac{V_m}{2}$
- ④ USB at frequency $(f_c + f_m)$ with amplitude $\frac{mV_c}{2}$ or $\frac{V_m}{2}$



② Modulation Factor or Modulation Index (m) (Depth of Modulation)

It is defined as the amount by which the carrier amplitude gets modified by the modulating signal.

③ It is ratio of the peak amplitude of message signal to the peak amplitude of carrier signal $\frac{V_m}{V_c}$

$$\text{ie } m = \frac{V_m}{V_c} \quad \text{or} \quad m = \frac{V_m}{V_c} \times 100\%$$

③ Frequency Spectrum of AM Wave or Spectrum:



④ Bandwidth: It is range of frequencies between

Lower Side & Upper Side frequency ~~•~~
 f_{LSB} f_{USB}


$$\text{ie } BL = (f_C + f_m) - (f_C - f_m) \quad \text{or} \quad (L_{uc} + L_{cm}) - (L_{uc} - L_{cm})$$

$$\boxed{BL = 2f_m (\text{Hz})} \quad \text{---(8)} \quad \boxed{BL = 2L_m (\text{rad/s})} \quad \text{---(9)}$$

⑤ Effect of Modulation Index on AM


Case(i): ($M > 1$)

- The carrier is said to be over-damped
- AM wave is distorted (clipped off)




Case(ii): ($M = 1$)

- The carrier is said to be critically damped



Case(iii): ($M < 1$)

- The carrier is said to be under-damped



∴ Modulation index should not exceed 1

$$\therefore \boxed{\underline{M \leq 1}}$$

Fig(4): Effect of Modulation Index (M) on AM

⑥ Expression for Modulation Index of AM (in terms of V_{max} & V_{min})

From fig ①(c), we can write

$$V_{max} = 2V_m + V_{min}$$

$$\Rightarrow 2V_m = V_{max} - V_{min}$$

$$\Rightarrow V_m = \frac{V_{max} - V_{min}}{2} \quad \text{--- (10)}$$

$$V_c = V_m + V_{min} \quad \text{--- (11)}$$

Using ⑩ in ⑪, we get

$$V_c = \frac{V_{max} - V_{min}}{2} + V_{min}$$

$$V_c = \frac{V_{max} + V_{min}}{2} \quad \text{--- (12)}$$

$$\text{Let } m = \frac{V_m}{V_c} \quad \text{--- (13)}$$

Using ⑩ & ⑫ in ⑬, we get

$$m = \frac{\frac{V_{max} - V_{min}}{2}}{\frac{V_{max} + V_{min}}{2}}$$

$$m = \frac{V_{max} - V_{min}}{V_{max} + V_{min}}$$

∴ (14)

$$m = \frac{V_{max} - V_{min}}{V_{max} + V_{min}} \times 100\% \quad \text{--- (15)}$$

∴ (15)

* Expression for total average power of a AM Wave

⑦ Spectrum Power in AM Wave

AM wave is given by,

$$V(t) = V_c \sin(\omega_c t) + \frac{mV_c}{2} \cos(\omega_c + \omega_m)t - \frac{mV_c}{2} \cos(\omega_c - \omega_m)t$$

Unmodulated Carrier Lower Sideband Upper Sideband

The total power P_t is given by,

$$P_t(\text{total}) = P_{car}(\text{carrier}) + P_{LSB}(\text{LSB}) + P_{USB}(\text{USB}) \quad \text{--- (16)}$$

$$\Rightarrow P_t = \frac{V_{car}^2}{R} + \frac{V_{LSB}^2}{R} + \frac{V_{USB}^2}{R} \quad \text{--- (17)} \quad \left[\because \text{Power } P = \frac{V^2}{R} \right]$$

Where, V_{car} \rightarrow RMS Value of carrier @ Unmodulated carrier.

V_{LSB} \rightarrow RMS value of lower sideband

V_{USB} \rightarrow RMS value of upper sideband.

$R \rightarrow$ Resistance

$$\therefore V_{car} = \frac{V_c}{\sqrt{2}}, \quad V_{LSB} = \frac{mV_c}{\sqrt{2}}, \quad V_{USB} = -\frac{mV_c}{\sqrt{2}} \quad (\because V_{rms} = \frac{V_{max}}{\sqrt{2}}) \\ -⑧ \qquad \qquad \qquad -⑨ \qquad \qquad \qquad -⑩$$

Using ⑧, ⑨ & ⑩ in ⑦ we get.

$$P_t = \frac{(V_c/\sqrt{2})^2}{R} + \frac{(\frac{mV_c}{\sqrt{2}})^2}{R} + \frac{(\frac{-mV_c}{\sqrt{2}})^2}{R}$$

$$\Rightarrow P_t = \frac{V_c^2}{2R} + \frac{m^2}{4} \frac{V_c^2}{2R} + \frac{m^2}{4} \frac{V_c^2}{2R}$$

$$P_t = \frac{V_c^2}{2R} \left(1 + \frac{m^2}{4} + \frac{m^2}{4} \right)$$

$$P_t = \frac{V_c^2}{2R} \left(1 + \frac{m^2}{2} \right) \quad (i) \quad -⑪$$

$$P_t = P_{car} \left(1 + \frac{m^2}{2} \right) \quad (i) \quad -⑫$$

$$\text{where } P_{car} = \frac{V_c^2}{2R}$$

Eqn ⑪ & ⑫ is the expression for total power in AM wave

Note:

(1) From ⑪ & ⑫ we can say, (i) Total Power in AM wave is more than carrier power

(ii) Total Power depends on the modulation index m .

(2) Maximum Power in an AM Wave

$$\text{From eqn ⑫, } P_t = P_{car} \left(1 + \frac{m^2}{2} \right)$$

Maximum value of m is 1

$$\therefore P_t = P_{car} \left(1 + \frac{1}{2}\right)$$

$$P_t = 150\% \text{ of } P_{car} \quad \boxed{P_t = 1.5 P_{car}} \quad // \quad - (23) \quad @ \quad P_{car} = 66.66\% \cdot P_t$$

Thus the maximum power in AM wave is $1.5 P_c$ $\textcircled{23}$
 (150% of the carrier power P_{car})

③ Modulation Index in terms of carrier power (P_{car})
total power of AM wave (P_t)

$$\text{From eqn } (22), \quad P_t = P_{car} \left(1 + \frac{m^2}{2}\right)$$

$$\Rightarrow \frac{P_t}{P_{car}} = 1 + \frac{m^2}{2}$$

$$\Rightarrow \frac{m^2}{2} = \frac{P_t}{P_{car}} - 1$$

$$\Rightarrow m^2 = 2 \left(\frac{P_t}{P_{car}} - 1 \right)$$

$$\Rightarrow m = \sqrt{2 \left(\frac{P_t}{P_{car}} - 1 \right)} \quad // \quad - (24)$$

④ Current relation in AM wave (Voltage relation)

$$\text{From eqn } (22), \quad P_t = P_{car} \left(1 + \frac{m^2}{2}\right)$$

$$\begin{aligned} &= VI \\ \therefore \text{Power, } P &= I^2 R \\ &= V^2 / R \end{aligned}$$

$$\Rightarrow I_t^2 R = I_{car}^2 R \left(1 + \frac{m^2}{2}\right)$$

$$\Rightarrow I_t = I_{car} \sqrt{1 + \frac{m^2}{2}} \quad \text{NOT} \quad - (25)$$

$$I_{car} = \frac{I_t}{\sqrt{1 + \frac{m^2}{2}}} \quad (A) \quad - (26)$$

$$m = \sqrt{2 \left(\frac{I_t^2}{I_{car}^2} - 1 \right)} \quad // \quad - (27)$$

$$m = \sqrt{2 \left(\frac{V_t^2}{V_{car}^2} - 1 \right)}$$

⑤ Modulation Index & total Power when a carrier is amplitude modulated by several Sine Waves:

Let V_1, V_2, V_3, \dots etc be amplitudes of Sine Waves, Then the total modulating Voltage V_t is,

$$V_t = \sqrt{V_1^2 + V_2^2 + V_3^2 + \dots}$$

$$\Rightarrow \frac{V_t}{V_c} = \frac{\sqrt{V_1^2 + V_2^2 + V_3^2 + \dots}}{V_c}$$

$$\Rightarrow \frac{V_t}{V_c} = \sqrt{\left(\frac{V_1}{V_c}\right)^2 + \left(\frac{V_2}{V_c}\right)^2 + \left(\frac{V_3}{V_c}\right)^2 + \dots}$$

$$\boxed{M_t = \sqrt{M_1^2 + M_2^2 + M_3^2 + \dots}} \quad - ⑧ \quad (M_t \leq 1)$$

Where, $M_t = \frac{V_t}{V_c} \rightarrow$ total modulation index

$M_1 = \frac{V_1}{V_c}, M_2 = \frac{V_2}{V_c}, \dots \rightarrow$ individual modulation indices

From Eqn ⑧, the total modulation index is the square root of the sum of the squares of the individual modulation indices.

The total power in the AM Wave is,

$$\boxed{P_t = P_{cos} \left(1 + \frac{M_t^2}{2}\right)} \quad - ⑨$$

⑥ Transmission efficiency of AM wave:

The ratio of the power carried by the sidebands (P_{SB})

(Power that contains information) to the total power (P_t) is called transmission efficiency or Efficiency (η)

Transmission efficiency is,

$$\eta = \frac{P_{SB}}{P_t} \quad \text{--- (30)}$$

$$= P_{LSB} + P_{USB}$$

$$= \frac{P_t}{4} \frac{M^2 V_c^2}{2R} + \frac{M^2}{4} \frac{V_c^2}{2R}$$

$$\frac{V_c^2}{2R} \left(1 + \frac{M^2}{2} \right)$$

$$\frac{V_c^2}{2R} \left(\frac{M^2}{4} + \frac{M^2}{4} \right)$$

$$\frac{V_c^2}{2R} \left(+ \frac{M^2}{2} \right)$$

$$\eta = \frac{\frac{M^2}{2}}{1 + \frac{M^2}{2}}$$

$$\boxed{\eta = \frac{M^2}{2+M^2}} \quad \text{--- (31)}$$

$$\boxed{\therefore \eta = \frac{M^2}{2+M^2} \times 100\%} \quad \text{--- (32)}$$

$$\begin{aligned} \therefore P_{LSB} &= \frac{V_{LSB}^2}{R} = \frac{\left(\frac{M V_c}{2}/\sqrt{2}\right)^2}{R} \\ P_{USB} &= \frac{V_{USB}^2}{R} = \frac{\left(\frac{M V_c}{2}/\sqrt{2}\right)^2}{R} \\ P_t &= \frac{V_c^2}{2R} \left(1 + \frac{M^2}{2} \right) \end{aligned}$$

From (31) @ (32), it is clear that the transmission efficiency increases with Modulation Index.

$$(i) \text{ When } M=0, \quad \eta = \frac{0}{2+0} = 0$$

$$(ii) \text{ When } M=0.5, \quad \eta = \frac{0.5}{2+0.5} = 11.1\%$$

$$(iii) \text{ When } M=1, \quad \eta = \frac{1}{1+2} = 33.33\% \quad \left(\begin{array}{l} \text{Max value of} \\ M \text{ is 1} \end{array} \right)$$

∴ Higher the modulation index, higher is the transmission efficiency. Maximum efficiency in AM is 33.33%.

* AM detection (demodulation) @ (Envelope detector):

→ The process of recovering the message signal (audio signal) from the modulated signal is known as demodulation @ detection (ie demodulation is the reverse of the modulation)

→ Fig ⑤ shows the envelope detector. It consists of a diode followed by a RC circuit.

→ Demodulation of AM involves two steps

① Diode eliminates the bottom envelope

② RC circuit (LPF) removes the high frequency carrier

→ The signal $v(t)$ is passed through a diode to cut off the bottom half (lower half).

→ During Positive half-cycle of the input, the diode is forward biased & the capacitor 'C' charges to peak value of the input signal. When the input signal falls below the peak value, the diode becomes reverse-biased & the capacitor 'C' discharges through the load resistor 'R'. The discharge process continues until the




Fig ⑤: Envelope detector




Fig ⑥: AM signal




Fig ⑦: Rectified output




Fig ⑧: AM detector output

next positive half cycle.

→ When the input signal becomes greater than the voltage across the capacitor, the diode conducts again so the process is repeated. (Old V_C , V_d follows the modulated wave envelope)

→ The time constant (RC) must satisfy the following conditions

$$\begin{aligned} RC &>> T_C \quad \text{and} \quad RC \ll T_M \\ \Rightarrow RC &>> \frac{2\pi}{\omega_c} \quad \text{--- (33)} \quad \Rightarrow RC \ll \frac{2\pi}{\omega_m} \quad \text{--- (34)} \end{aligned}$$

$\because T = \frac{1}{f} = \frac{2\pi}{\omega}$
 $\omega = 2\pi f$

From (33) & (34),

$$\left[\frac{2\pi}{\omega_c} \ll RC \ll \frac{2\pi}{\omega_m} \right] \quad \text{--- (35)}$$

→ The detected envelope is,


$$V_d = V_c + M V_c \sin \omega_m t$$

Where, $V_c \rightarrow$ dc component can be easily removed by a simple RC LPF

$$\therefore V_d = V_m \sin \omega_m t \rightarrow \text{Message Signal}$$

$\left[\because M = \frac{V_m}{V_c} \right]$
 $\Rightarrow M V_c = V_m$

Note: (1) Fig(5) is equivalent to fig(9) shown below.



2) Frequency modulation(FM):

The process of changing the frequency of carrier wave with respect to the instantaneous values of the message signal is called frequency modulation(FM).

→ Here the amplitude & phase of the carrier wave is kept constant.

→ When the message signal voltage is zero as at A, C, E, the carrier frequency is unchanged (remain at frequency f_c)

→ When the message signal approaches its Positive Peak as at B, the carrier frequency is increased to maximum as shown by the closely spaced cycles. (High frequency)

→ When the message signal approaches its negative peak as at D, the carrier frequency is reduced to minimum as shown by the widely spaced cycles. (Low frequency)




Fig ①

* FM Wave Equation @ Instantaneous Voltage of FM Wave :

Let the instantaneous frequency of the FM wave,

$$\cdot f_i = f_c(1 + K V_m \cos m t) \quad \text{--- (1)}$$

where, $f_c \rightarrow$ carrier frequency

$K \rightarrow$ Constant of Proportionality

Let the angular frequency of the FM wave is,

$$\omega_i = \frac{d\theta_i}{dt}$$

$$\Rightarrow \theta_i = \int^t \omega_i dt - ④$$

$$\Rightarrow \theta_i = \int^t \omega_c (1 + K V_m \cos(2\pi f_m t)) dt$$

$$\Rightarrow \theta_i = \omega_c t + \int^t \omega_c K V_m \cos(2\pi f_m t) dt$$

$$\Rightarrow \theta_i = \omega_c t + \frac{\omega_c K V_m \sin(2\pi f_m t)}{2\pi f_m}$$

$$\Rightarrow \theta_i = \omega_c t + \frac{2\pi f_c K V_m \sin(2\pi f_m t)}{2\pi f_m}$$

$$\Rightarrow \theta_i = \omega_c t + \frac{K_f V_m \sin(2\pi f_m t)}{f_m}$$

$$\Rightarrow \theta_i = \omega_c t + \frac{\Delta f}{f_m} \sin(2\pi f_m t) - ⑤$$

$$\Rightarrow \theta_i = \omega_c t + \beta \sin(2\pi f_m t) - ⑥$$

The FM Wave is,

$$V(t) = V_c \cos \theta_i - ⑦$$

Using ⑥ in ⑦, we get

$$V(t) = V_c \cos [\omega_c t + \beta \sin(2\pi f_m t)]$$

Let the message signal is,

$$m(t) = V_m \cos \omega_m t - ②$$

Let the carrier signal is,

$$c(t) = V_c \cos \omega_c t - ③$$

$$\omega_m = 2\pi f_m$$

$$\omega_c = 2\pi f_c$$

∴ From ①,

$$f_i = f_c (1 + K V_m \cos \omega_m t)$$

$$\Rightarrow 2\pi f_i = 2\pi f_c (1 + K V_m \cos \omega_m t)$$

$$\Rightarrow \omega_i = \omega_c (1 + K V_m \cos \omega_m t)$$

$$\text{where } \omega_m = 2\pi f_m$$

$$\text{where } K_f = K f_c$$

↓
Frequency sensitivity

of FM ④

Derivation constant

Where,

$$A_f = K_f V_m$$

↓
Frequency deviation

$$\beta = \frac{A_f}{f_m}$$

Modulation index

Modulation factor

④ Phase deviation of FM wave

$$V(t) = V_c \cos [2\pi f_c t + \beta \sin(2\pi f_m t)] - ⑦$$

Eqs ④ & ⑤ are the expression for FM Wave

Note: ① Modulation index for (FM): (β)

Modulation index is defined as the ratio of the frequency deviation to the modulating frequency.

$$\text{ie } \beta = \frac{\Delta f}{f_m} @ \frac{\Delta w}{w_m} - ⑩$$

β is generally greater than 1 (measured in radians)

② Frequency & Spectrum:

FM consists of ③ carriers (at f_c)

④ Infinite number of sidebands




Fig ②: Frequency Spectrum of FM

③ Bandwidth:

From Carson's rule, the BW of FM is,

$$\boxed{\begin{aligned} \text{BW} &= 2(\Delta f + f_m) @ 2\Delta f \left(1 + \frac{1}{\beta}\right) \\ \text{④} \quad \text{BW} &= 2\beta f_m + 2f_m @ 2f_m (\beta + 1) \end{aligned}} - ⑪$$

- If $\Delta f > f_m$, it is Wideband FM
- If $\Delta f \ll f_m$, it is narrowband FM.

④ Total power in FM Wave (P_t)

$$P_t = \frac{V_c^2}{2} \sum_{n=-\infty}^{\infty} J_n^2(\beta) \quad \text{where,}$$

$J_n(\beta) \rightarrow \text{Bessel function.}$

⑤ Frequency deviation

Consider eqn ①,

$$f_i = f_c (1 + K_f V_m \cos \omega_m t)$$

$$\Rightarrow f_i = f_c + K_f f_c V_m \cos \omega_m t$$

Maximum value of f_i occurs when $\cos \omega_m t = \pm 1$

$$\therefore f_i = f_c \pm K_f V_m \quad \text{--- (13)}$$

$$\text{Comparing (13) with } f_i = f_c \pm \Delta f \quad \text{--- (14)}$$


$$\boxed{\Delta f = K_f V_m} \rightarrow \text{Frequency deviation (13)}$$

Maximum frequency deviation.

⑥ Phase Modulation (PM):

The process of changing the phase of carrier wave with respect to the instantaneous value of the message signal is called Phase Modulation (PM).

→ Here the amplitude & frequency of the carrier wave is kept constant.



* PM Wave Equation @ Instantaneous Voltage of PM Wave

Let the message signal is.

$$m(t) = V_m \cos \omega_m t \quad \text{--- (1)}$$

[Angular freq. of msg is.]

$$\omega_m = 2\pi f_m$$

be the carrier signal is.

$$c(t) = V_c \cos \omega_c t \quad \text{--- (2)}$$

[Angular freq. of c(t) is.]

$$\omega_c = 2\pi f_c$$

Let the instantaneous phase of the modulated carrier (PM wave) is.

$$\theta_i = \omega_c t + K_p m(t) \quad \text{--- (3)}$$

$K_p \rightarrow$ Frequency deviation
@ Phase Sensitivity of PM

$$\Rightarrow \theta_i = \omega_c t + K_p V_m \cos \omega_m t$$

Constant of proportionality
for PM

$$\Rightarrow \theta_i = \omega_c t + M_p \cos \omega_m t \quad \text{--- (3)}$$

The PM wave is,

$$v(t) = V_c \cos \theta_i \quad \text{--- (4)}$$

Where, $M_p = K_p V_m$
↓ Modulation index

Using (3) in (4), we get

$$v(t) = V_c \cos(\omega_c t + M_p \cos \omega_m t) \quad \text{--- (5)}$$

$$\text{or} \quad v(t) = V_c \cos(2\pi f_c t + M_p \cos 2\pi f_m t) \quad \text{--- (6)}$$

Eqs (5) & (6) are the expression for PM wave.

Note: (1) Differentiating eqn (3) w.r.t t

$$\omega_i = \omega_c + K_p \frac{d}{dt} m(t)$$

$$\therefore \frac{d\theta_i}{dt} = \omega_i$$

$$\Rightarrow 2\pi f_i = 2\pi f_c + K_p \frac{d}{dt} m(t)$$

$$\frac{d}{dt} m(t) = 1$$

$$\Rightarrow f_i = f_c + \frac{K_p}{2\pi} \frac{d}{dt} m(t) \quad \text{--- (7)}$$

Eqn (7) is the instantaneous freq. of PM wave

② Bandwidth

$$BW = 2f_m(K_p V_m + 1) @ 2f_m(M_p + 1)$$

- ③ The average transmitted power of angle modulated wave (both FM & PM) is,

$$P_{av} = \frac{1}{2} V_c^2$$

$$\left[P_{av} = \frac{V_{car}^2}{R} = \frac{\left(\frac{V_c}{\sqrt{2}}\right)^2}{R} = \frac{V_c^2}{2R} \right]$$

$R = 1/2$

* Advantages of AM (Merits) :

- ① Bandwidth required is less (Compared to FM & PM)
- ② Demodulation of AM is much simpler (Compared to FM)
- ③ AM receivers are cheap.
- ④ AM is a linear process
- ⑤ Wide coverage area (Compared to FM)

* Disadvantages of AM @ Drawbacks @ Demerits :

- ① Transmission efficiency is poor ($\eta_{max} \leq 33.33\%$)
- ② Poor audio quality
- ③ Affected by noise
- ④ Limited operating range
- ⑤ Affected by electrical storms & other radio frequency interference

* Advantages of FM

- ① Better audio quality (Compared to AM)
- ② Efficiency is high ($\eta \leq 100\%$)
- ③ More immune to noise (Compared to AM)
- ④ Operating range is quite large

- ⑤ No adjacent channel interference
 ⑥ Transmitted Power is constant & independent of Modulation depth ⊕ Signal to noise ratio can be improved

* Disadvantages of FM

- ① Bandwidth required is much larger (compared to AM)
- ② Cannot be transmitted over long distances.
(Area of reception is small)
- ③ Complex & expensive transmitting & receiving equipments.
- ④ Jamming of FM signal is easier than for AM.
- ⑤ presence of tall buildings & land masses may limit the coverage & quality of FM.

* Comparison between AM & FM

AM	FM
① Amplitude of the carrier changes (Frequency & Phase remain constant) (EM wave)	① Frequency of the carrier changes (Amplitude & Phase remain constant) (EM wave)
② Modulation index varies from 0 to 1	② Modulation index is much greater than 1
③ More susceptible to noise	③ Less susceptible to noise
④ It has two side bands	④ It has infinite number of side bands
⑤ Transmitter & receiver are simple (IF for AM RX = 455 kHz)	⑤ Transmitter & receiver are more complex (IF for FM RX = 10.7 MHz)
⑥ Bandwidth = $2f_m$ (BL is 10 times) ($\approx 10 \text{ kHz}$)	⑥ BL = $2(\Delta f + f_m)$ ($\approx 200 \text{ kHz}$) (BL is more compared to AM)
⑦ All transmitted power is not useful	⑦ All power is useful.
⑧ Poor audio quality	⑧ Better audio quality

- | | |
|--|---|
| ⑨ More prone to interference | ⑩ Less prone to interference |
| ⑪ Transmission efficiency is less ($\leq 33.33\%$) | ⑫ Better efficiency ($\leq 100\%$) |
| ⑬ Frequency ranges from 535 kHz to 1705 kHz | ⑭ Frequency ranges from 88 MHz to 108 MHz. |
| ⑮ covers long distance | ⑯ covers small distances |
| ⑰ origin - 1870° (mid) | ⑱ origin - 1930° |
| ⑲ propagation is by ground waves | ⑳ propagation is by space waves |
| ㉑ cannot handle weaker signals | ㉒ can handle weaker signals |
| ㉓ AM wave is | ㉔ FM wave is |
| $V(t) = V_c [1 + M_s \sin \omega_m t]$ sin wave | $V(t) = V_c \cos [2\pi f_c t + \beta s_m 2\pi f_m t]$ |
| ㉕ zero crossing is equidistant | ㉖ zero crossing is not equidistant. |

* Features of PM:

- ① Zero crossing of PM does not occur at regular intervals of time (for FM also)
- ② The envelope of PM wave is constant compared to AM (for FM also)
- ③ Instantaneous value of PM (as also FM) is a non-linear function of the information signal.
- ④ Phase of the carrier changes (frequency & amplitude remain constant)
- ⑤ PM wave is, $V(t) = V_c \cos(2\pi f_c t + M_p \cos 2\pi f_m t)$
- ⑥ PM is indirect method of producing FM
- ⑦ Modulation index, $M_p = K_p M$
- ⑧ $BL = 2f_m(M_p + 1)$ (BL is more)
- ⑨ Average transmitter power, $P_{av} = \frac{1}{2} V_c^2$

- ⑩ PM is more immune to noise
- ⑪ Less prone to interference
- ⑫ Transmitter & receiver are more complex
- ⑬ Visualization difficulty of message waveform


Problems

- ① A modulating signal consists of a symmetrical triangular wave, which has zero dc component & peak-to-peak voltage 11V. It is used to amplitude modulate a carrier of peak voltage 10V. Calculate the modulation index?

Rol: Peak Amplitude of Modulating Signal,

$$V_m = \frac{11}{2} = 5.5V$$

$$\begin{aligned}\text{Modulation Index, } m &= \frac{V_m}{V_c} \\ &= \frac{5.5}{10} \\ &\boxed{m = 0.55}\end{aligned}$$



$$\text{from fig, } 2V_m = 11V$$

Given,

$$V_c = 10V$$

- ② A carrier wave of frequency 10MHz & peak value 10V is amplitude modulated by a 5kHz sine wave of amplitude 6V. Determine the modulation index & amplitude of the side frequencies.

Rol: Given $f_c = 10 \times 10^6 \text{Hz}$, $V_c = 10V$,

$$f_m = 5 \times 10^3 \text{Hz}, V_m = 6V$$

Modulation Index

$$m = \frac{V_m}{V_c}$$

$$m = \frac{6}{10}$$

$$\boxed{m = 0.6}$$

Amplitude of Side frequencies

$$V_{sb} = \frac{m V_c}{2}$$

$$= \frac{0.6 \times 10}{2}$$

$$\boxed{V_{sb} = 3V}$$

- ③ A broadcast radio transmitter radiates 10kW, when the modulation percentage is 60. How much of this is carrier power.

Sol: Given $P_t = 10 \times 10^3 \text{ W}$, $M = 60\% = 0.6$, $P_{car} = ?$

$$\text{Wkt } P_t = P_{car} \left(1 + \frac{M^2}{2}\right)$$

$$\Rightarrow P_{car} = \frac{P_t}{1 + \frac{M^2}{2}}$$

$$= \frac{10 \times 10^3}{1 + 0.6^2/2}$$

$$\boxed{P_c = 8.47 \text{ kW}} //$$

- ④ A radio transmitter radiates 10kW as carrier power at 8.5kW. Calculate modulation index.

Sol: Given $P_t = 10 \text{ kW}$, $P_{car} = 8.5 \text{ kW}$ $M = ?$

$$\text{Wkt } P_t = P_{car} \left(1 + \frac{M^2}{2}\right)$$

$$\Rightarrow M = \sqrt{2 \left(\frac{P_t}{P_{car}} - 1 \right)}$$

$$= \sqrt{2 \left(\frac{10 \times 10^3}{8.5 \times 10^3} - 1 \right)}$$

$$\boxed{M = 0.59} //$$

- ⑤ A 400W carrier is modulated to a depth of 7.5%. Calculate total power in the modulated wave.

Sol: Given, $P_{car} = 400 \text{ W}$, $M = 7.5\% = 0.075$, $P_t = ?$

$$\text{Wkt } P_t = P_{car} \left(1 + \frac{M^2}{2}\right) = 400 \left(1 + \frac{0.075^2}{2}\right) = 401.12 \text{ W}$$

⑥ The antenna current of an AM transmitter is 8 amper. When only the carrier is sent, but it increases to 8.93A, when the carrier is modulated by a single sine wave. Find Percentage modulation. Determine the antenna current when the percent-modulation changes to 0.8.

Sol: Given $I_{Car} = 8A$, $I_t = 8.93A$.

$$m = ?$$

$$\text{Dkt} \quad I_t = I_{Car} \sqrt{1 + \frac{m^2}{2}}$$

$$\Rightarrow m = \sqrt{2 \left[\left(\frac{I_t}{I_{Car}} \right)^2 - 1 \right]}$$

$$m = \sqrt{2 \left[\left(\frac{8.93}{8} \right)^2 - 1 \right]}$$

$$m = 0.704 @ 70.14\%$$

$$m = 0.8, I_t = ?$$

Dkt

$$I_t = I_{Car} \sqrt{1 + \frac{m^2}{2}}$$

$$= 8 \sqrt{1 + \frac{0.8^2}{2}}$$

$$I_t = 9.191A //$$

⑦ Calculate the modulation index & Percentage modulation if instantaneous voltages of modulating signal & carriers are $40 \sin \omega t$ & $60 \sin 2\omega t$ respectively.

Sol: Given $m(t) = 40 \sin \omega t$ $(t) = 60 \sin 2\omega t$

$$\Rightarrow V_m = 40 \quad \Rightarrow V_c = 60$$


$$\therefore \text{modulation index, } m = \frac{V_m}{V_c} = \frac{40}{60} = 0.666 //$$

$$\% \text{ modulation, } M \% = 66.66\% //$$

⑧ The maximum peak-to-peak voltage of an AM wave is 16mV & the minimum peak-to-peak voltage is 4mV.

Calculate the modulation factor.

Rgt:
Given $2V_{max} = 16\text{mV}$, $2V_{min} = 4\text{mV}$
 $\Rightarrow V_{max} = 8\text{mV}$, $V_{min} = 2\text{mV}$



Want modulation factor,

$$M = \frac{V_{max} - V_{min}}{V_{max} + V_{min}}$$

$$= \frac{8 \times 10^{-3} - 2 \times 10^{-3}}{8 \times 10^{-3} + 2 \times 10^{-3}}$$

$M = 0.6 @ 60\%$

- ③ A carrier of 100V & 1200kHz is modulated by a 50V , 1000Hz sine wave signal. Find the modulation factor.

Rgt: Given, $V_c = 100\text{V}$, $V_m = 50\text{V}$
Modulation factor, $M = \frac{V_m}{V_c} = \frac{50}{100}$

$M = 0.5 @ 50\%$

- ④ A 2500kHz carrier is modulated by audio signal with frequency span of $50-15000\text{Hz}$. What are the freq of Lower & Upper Sidebands? What bandwidth of RF amplifier is required to handle the output?

Rgt: Given $f_c = 2500 \times 10^3 \text{ Hz}$,

$f_{m_1} = 50\text{Hz}$

$f_{m_2} = 15000\text{Hz}$

$LSB_1 = f_c - f_{m_1} = 2499.95\text{kHz}$

$LSB_2 = f_c - f_{m_2} = 2485\text{kHz}$

$USB_1 = f_c + f_{m_1} = 2500.05\text{kHz}$

$USB_2 = f_c + f_{m_2} = 2515\text{kHz}$

$BW_1 = USB_1 - LSB_1$

$BW_2 = USB_2 - LSB_2$

$$BL_1 = \cancel{100\text{Hz}} \quad (2f_m)$$

$$BL_2 = \cancel{30\text{kHz}} \quad (2f_{m2})$$

Upper sideband ranges from $\underline{2500.05\text{kHz} - 2515\text{kHz}}$

Lower sideband ranges from $\underline{2499.95\text{kHz} - 2485\text{kHz}}$

Bandwidth ranges from $\cancel{100\text{Hz} - 30\text{kHz}}$

(10) An AM wave is given by,

$$V = 5(1 + 0.6 \cos 6280t) \sin 211 \times 10^4 t \text{ Volts}$$

(i) What are the minimum & max amplitudes of the AM wave? (ii) What frequency components are contained in the modulated wave & what is the amplitude of each component?

Ans. Given $V = 5(1 + 0.6 \cos 6280t) \sin 211 \times 10^4 t \quad \text{--- (1)}$

Comparing it with standard AM wave,

$$V(t) = V_c(1 + m \cos \omega_m t) \sin \omega_c t \quad \text{--- (2)}$$

From (1) & (2), we get

$$\begin{array}{l|l|l|l} V_c = 5V, & M = 0.6, & \omega_m = 6280, & \omega_c = 211 \times 10^4 \\ \Rightarrow \frac{V_m}{V_c} = 0.6 & & 2\pi f_m = 6280 & 2\pi f_c = 211 \times 10^4 \\ \Rightarrow V_m = 0.6 \times 5 & & \Rightarrow f_m = \frac{6280}{2\pi} & \Rightarrow f_c = \frac{211 \times 10^4}{2\pi} \\ \underline{V_m = 3V} & & f_m \approx 1\text{ kHz} & f_c = 335.816\text{ kHz} \end{array}$$

(i) Minimum & Max amplitudes of AM wave

$$V_{\min} = V_c - V_m = 5 - 3 = \underline{2V}$$

$$V_{\max} = V_c + V_m = 5 + 3 = \underline{8V}$$

(iii) Frequency components & mean amplitude of each component

AM Wave will contain three frequency components

① Carrier: $f_c = \underline{335.816 \text{ KHz}}$

② LSB: $f_{LSB} = f_c - f_m = 335.816 \text{ KHz} - 1 \text{ KHz} = \underline{334.816 \text{ KHz}}$

③ USB: $f_{USB} = f_c + f_m = 335.816 \times 10^3 + 1 \times 10^3 = \underline{336.816 \text{ KHz}}$

Amplitudes of three components

① Carrier: $\dots V_c = \underline{5V}$

② LSB: $V_{LSB} = \frac{M V_c}{2} = \frac{3}{2} = \underline{1.5V}$

③ USB: $V_{USB} = \frac{M V_c}{2} = \frac{3}{2} = \underline{1.5V}$

12) A FM Voltage Wave is given by,

$$e = 12 \cos(6 \times 10^8 t + 5 \sin 1250 t)$$

Find (i) carrier frequency (ii) signal frequency

(iii) Modulation index (iv) Maximum frequency deviation

(v) Power dissipated by the FM wave in load resistor

Note: B_L

Given $e = 12 \cos(6 \times 10^8 t + 5 \sin 1250 t) - (1)$

Comparing with $V(t) = V_c \cos(\omega_c t + \beta \sin \omega_m t) - (2)$

From ① & ②, $V_c = 12V$, $\omega_c = 6 \times 10^8$, $\beta = 5$, $\omega_m = 1250$

① f_c : $f_c = \frac{\omega_c}{2\pi} = \frac{6 \times 10^8}{2\pi} = \underline{95.5 \text{ MHz}}$

② f_m : $f_m = \frac{\omega_m}{2\pi} = \frac{1250}{2\pi} = \underline{199 \text{ Hz}}$

③ β : $\beta = 5/\pi$

④ Δf : $\Delta f = \beta f_m = 5 \times 199 = \underline{995 \text{ Hz}}$

$$\begin{aligned} \text{⑤ } P &= \frac{V_{rms}^2}{R} \\ &= \frac{(V_c/\sqrt{2})^2}{10} \\ &= \underline{7.2W} \end{aligned}$$

$$(vi) BW = 2(\Delta f + f_m) = 2(995 + 199) = 2.388 \text{ kHz}$$

⑦

- (13) In FM broadcasting $\delta_{\max} = 75 \text{ kHz}$, & modulation frequency 15 kHz . What is deviation ratio?

Rul: Given $\delta_{\max} = \Delta f = 75 \text{ kHz}$, $f_m = 15 \text{ kHz}$

$$\underline{\beta} \quad \underline{\beta} = \frac{\Delta f}{f_m} = \frac{75 \text{ kHz}}{15 \text{ kHz}} = 5 // \text{ (Deviation ratio)}$$

- (14) For an AM wave, the modulated & minimum amplitudes are 500 mV & 300 mV respectively. Find Modulation Index & Percentage of Modulation.

Rul: Given $V_{\max} = 500 \text{ mV}$, $V_{\min} = 300 \text{ mV}$.

$$\text{Let have, } M = \frac{V_{\max} - V_{\min}}{V_{\max} + V_{\min}} = \frac{500 \times 10^{-3} - 300 \times 10^{-3}}{500 \times 10^{-3} + 300 \times 10^{-3}}$$

$$\xrightarrow{\text{Modulation Index}} M = 0.25 // \quad \text{Percentage of modulation} = 25\% //$$

- (15) In a FM SSB, audio frequency is 500 Hz , AF voltage is 2 V . & the ~~frequency~~ frequency deviation is 4.8 kHz . Find the modulation index.

Rul: Given $f_m = 500 \text{ Hz}$, $V_m = 2 \text{ V}$, $\Delta f = 4.8 \times 10^3 \text{ Hz}$, $\beta = ?$

$$\text{Let have, } \underline{\beta} = \frac{\Delta f}{f_m} = \frac{4.8 \times 10^3}{500} = \underline{\underline{9.6}}$$

- (16) What is the antenna height required for AM with carrier frequency $f_c = 4 \text{ MHz}$? $[\because \lambda = c/f]$

Rul: Given $f_c(f_c) = 4 \text{ MHz}$,

$$\text{Height (size) of antenna; } h = \frac{\lambda}{4} = \frac{c}{f_c \times 4} = \frac{3 \times 10^8}{4 \times 10^6 \times 4} = \underline{\underline{18.75 \text{ m}}}$$

⑫ Find the maximum power efficiency of an AM modulator.

Sol:
Let carrier power $P_{car} = \frac{V_{car}^2}{R} = \frac{\left(\frac{V_c}{\sqrt{2}}\right)^2}{R} = \frac{V_c^2}{2R}$ —①
(Does not contain information)

∴ Power contained in sidebands $P_{SB} = P_{LSB} + P_{USB}$
(contains information)

$$\begin{aligned} &= \frac{V_{LSB}^2}{R} + \frac{V_{USB}^2}{R} \\ &= \frac{\left(\frac{mV_c}{2}/\sqrt{2}\right)^2}{R} + \frac{\left(\frac{-mV_c}{2}/\sqrt{2}\right)^2}{R} \\ &= \frac{m^2 V_c^2}{4R} - ② \end{aligned}$$

Note,

Power efficiency $\eta_p = \frac{P_{SB}}{P_{car}} = \frac{\frac{m^2 V_c^2}{4R}}{\frac{V_c^2}{2R}} = \frac{m^2}{2}$

maximum value of $m = 1$

∴ Maximum power efficiency $(\eta_p)_{max} = \frac{1}{2} = 0.5 @ 50\%$

⑬ The total power content of an AM signal is 1.5 kW . Determine the power being transmitted at the carrier & at each of the sidebands when the modulation is 50% .

Sol: Given $P_t = 1.5 \times 10^3 \text{ W}$, $M = 50\% = 0.5$, $P_{car} = ?$.

$P_{USB} = ?$, $P_{LSB} = ?$

Let $P_t = P_{car} + P_{USB} + P_{LSB}$ ④ $P_{car} \left(1 + \frac{M^2}{2}\right)$ —②

$$\Rightarrow P_{car} = \frac{P_t}{1 + \frac{M^2}{2}} = \frac{1.5 \times 10^3}{1 + \frac{0.5^2}{2}} = 1.333 \text{ kW}$$

Now from ①.

$$\begin{aligned} P_{USB} + P_{LSB} &= P_t - P_{car} \\ &= 1.5 \times 10^3 - 1.333 \times 10^3 \\ &= 167 \text{ W} \end{aligned}$$

$$\Rightarrow P_{USB} = P_{LSB} = \frac{167}{2} = 83.5 \text{ W} \quad [\because P_{USB} = P_{LSB}]$$

- iii) An AM wave has a power content of 1000W at its carrier frequency. Determine the power of each sideband for 70% modulation.

Given: $P_{car} = 1000 \text{ W}$, $M = 70\% = 0.7$, $P_{LSB} = P_{USB} = ?$

$$\text{Let } P_{LSB} = P_{USB} = P_{car} \frac{M^2}{4} = \frac{1000 \times 0.7^2}{4} = 122.5 \text{ W}$$

- ④ Determine modulation factor of signal if each of the sidebands contains 100W, given total power of an AM wave = 800W.

Given: $M = ?$, $P_{LSB} = P_{USB} = 100 \text{ W}$, $P_t = 800 \text{ W}$

$$\text{Let } P_t = P_{car} + P_{USB} + P_{LSB}$$

$$\Rightarrow P_{car} = P_t - P_{USB} - P_{LSB} = 800 - 100 - 100$$

$$\boxed{P_{car} = 600 \text{ W}}$$

Also we have $P_t = P_{car} \left(1 + \frac{M^2}{2}\right)$

$$\Rightarrow M = \sqrt{2 \left(\frac{P_t}{P_{car}} - 1 \right)} = \sqrt{2 \left(\frac{800}{600} - 1 \right)} = 0.816 @ 81.6\%$$

- Q1) A Sinusoidal carrier voltage of amplitude 150V is amplitude modulated by a signal of freq 1KHz resulting in maximum modulated carrier of 220V. Calculate modulation factor.

Rgt: Given $V_c = 150V$, $f_m = 1 \times 10^3 Hz$, $V_{Max} = 220V$

$$M = ?$$

Let's have,

$$M = \frac{V_{Max} - V_{Min}}{V_{Max} + V_{Min}}$$

$$= \frac{220 - 80}{220 + 80}$$

$$\left[\begin{array}{l} \therefore V_{Min} = \\ 2V_c - V_{Max} \\ V_{Min} = 80V \end{array} \right]$$

$$M = 0.466 @ 46.6\%$$

(*)

We have

$$M = \frac{V_m}{V_c}$$

$$= \frac{70}{150}$$

$$\left[\begin{array}{l} V_m = V_{Max} - V_c \\ V_m = 220 - 150 \end{array} \right]$$

$$V_m = 70$$

$$M = 0.466 @ 46.6\%$$

- Q2) An AM transmitter radiates 10kW with the carrier unmodulated & 11kW when the carrier is 80% modulated. Calculate the Modulation Index. If another transmitter with Modulation index 50% is transmitted simultaneously, determine total power.

Rgt: Given $P_{car} = 10kW$, $P_t = 11kW$, $M_1 = ?$

$$M_2 = 50\% @ 0.5, P_{t,2} = ?$$

$$\text{Let } P_t = P_{car} \left(1 + \frac{M^2}{2} \right)$$

$$\Rightarrow M_1 = \sqrt{2 \left(\frac{P_t}{P_{car}} - 1 \right)} = \sqrt{2 \left(\frac{11 \times 10^3}{10 \times 10^3} - 1 \right)} = 0.44$$

$$\text{Let } M = \sqrt{M_1^2 + M_2^2} = \sqrt{0.44^2 + 0.5^2} = 0.66 \quad (\text{Total Modulation Index})$$

$$\text{Total Power, } P_{total} = P_{car} \left(1 + \frac{M^2}{2} \right) = 10 \times 10^3 \left(1 + \frac{0.66^2}{2} \right) = 12.178 kW$$

(23) The antenna current of an AM transmitter, modulated to 50% by a sine wave is 10A. It increases to 11A as a result of simultaneous modulation by another sine wave. What is the modulation index of second wave?

Sol: Given $M_1 = 50\% = 0.5$, $I_{t_1} = 10A$. $I_t = 11A$, $M_2 = ?$

Wkt $I_{con} = \frac{I_{t_1}}{\sqrt{1 + \frac{M_1^2}{2}}} = \frac{10}{\sqrt{1 + \frac{0.5^2}{2}}} = 9.428A$

Nor $I_t = I_{con} \sqrt{1 + \frac{M^2}{2}}$

$$\Rightarrow M = \sqrt{2 \left[\left(\frac{I_t}{I_{con}} \right)^2 - 1 \right]} = \sqrt{2 \left[\left(\frac{11}{9.428} \right)^2 - 1 \right]} = 0.85$$

Wkt $M^2 = \sqrt{M_1^2 + M_2^2}$

$$\Rightarrow M_2 = \sqrt{M^2 - M_1^2} = \sqrt{0.85^2 - 0.5^2} = 0.68$$

- (4) An audio signal is $15 \sin(2\pi 2000t)$. Amplitude modulates a carrier signal $60 \sin(2\pi 100,000t)$. Determine
 (i) Modulation factor (ii) Frequency of signal & carrier
 (iii) Frequency components of modulated wave
 (iv) Plot the spectrum

Sol: Given $m(t) = 15 \sin(2\pi 2000t)$, $c(t) = 60 \sin(2\pi 100,000t)$
 Comparing with

$$m(t) = V_m \sin(\omega_m t)$$

Comparing with

$$c(t) = V_c \sin(\omega_c t)$$


$$\Rightarrow \boxed{V_m = 15}, \omega_m = 2\pi f_m = 2\pi 2000, \boxed{V_c = 60}, \omega_c = 2\pi f_c = 100,000 \text{ rad/s}$$

$$\Rightarrow \boxed{f_m = 2000 \text{ Hz}}, \boxed{f_c = 100 \text{ kHz}}$$

$$(i) M = \frac{V_m}{V_c} = \frac{15}{60} = 0.25$$

$$(ii) f_m = 2 \text{ kHz}$$

$$f_c = 100 \text{ kHz} //$$

(iii) Carrier $f_c = 100 \text{ kHz}$ 

$$\text{USC} \quad f_{us} = f_c + f_m = 100\text{kHz} + 2\text{kHz} = \underline{\underline{102 \text{ kHz}}}$$

$$\text{LSB} \quad f_{ls} = f_c - f_m = 100\text{kHz} - 2\text{kHz} = \underline{\underline{98 \text{ kHz}}}$$

- (iv) A Bandwidth of 20 MHz is available for AM transmitter. If maximum audio freq to be used is 0.5 kHz , how many stations can broadcast?

Rul: Given $f_m = 5 \text{ kHz}$,

$$\Rightarrow \text{BW} = 2f_m$$

$$= 2 \times 5 \text{ kHz}$$

$$\boxed{\text{BW} = 10 \text{ kHz}}$$

$\therefore \text{No of stations}$,

$$N = \frac{20 \text{ MHz}}{10 \text{ kHz}}$$

Bandwidth required by each station

$$\boxed{N = 2000 \text{ channels} @ 1 \text{ station}}$$

- (v) An FM signal has a resting freq of 105 MHz & highest freq of 105.03 MHz when modulated by a signal of freq 5 kHz . Determine
 (i) freq deviation (ii) carrier swing (iii) modulation index (iv) lowest freq of FM wave (v) bandwidth of signal.

Rul: Given $f_c = 105 \text{ MHz}$, $f_h = 105.03 \text{ MHz}$, $f_m = 5 \text{ kHz}$.

$$\text{i) } \Delta f = f_h - f_c = 105.03 \times 10^6 - 105 \times 10^6 = \underline{\underline{30 \text{ kHz}}}$$

$$\text{ii) Carrier swing} \quad \text{carrier swing} = 2\Delta f = \underline{\underline{60 \text{ kHz}}}.$$

$$\text{iii) Modulation index} \quad \beta = \frac{\Delta f}{f_m} = \frac{30 \times 10^3}{5 \times 10^3} = \underline{\underline{6}}$$

$$\text{iv) Lowest freq of FM wave} \quad f_L = f_c - \Delta f = 105 \times 10^6 - 30 \times 10^3$$

$$f_c = 104.97 \text{ MHz} //$$

① BL $BL = 2(\Delta f + f_m) = 2(30 \times 10^3 + 5 \times 10^3) = 70 \text{ kHz} //$

② When the modulating frequency in FM is 600 Hz & modulating voltage is 3V, the modulation index is 10. Calculate the maximum deviation. What is the modulation index when the modulating frequency is reduced to 400 Hz & the modulating voltage is changed to 5V.

Sol.

Given $f_m = 600 \text{ Hz}$, $V_m = 3V$, $\beta = 10$

Q. R. maximum deviation.

$$\Delta f = \beta f_m = 10 \times 600 = 6 \text{ kHz} \quad \left(\because \beta = \frac{\Delta f}{f_m} \right)$$

Also $K_f = \frac{\Delta f}{V_m} = \frac{6 \times 10^3}{3} = 2 \text{ kHz/V} \quad \left(\because \Delta f = K_f V_m \right)$

③ $f_m = 400 \text{ Hz}$, $V_m = 5V$, $\beta = ?$

We have, $\Delta f = K_f V_m = 2 \times 10^3 \times 5 = 10 \text{ kHz}$

Now $\beta = \frac{\Delta f}{f_m} = \frac{10 \times 10^3}{400} = 25$

④ A carrier wave of amplitude 3V & frequency 10MHz is frequency modulated by a sinusoidal signal of 6V & freq 5kHz. Find the frequency deviation & BL. Given constant = 1 kHz/Volt.

R.S.

Given $V_c = 3V$, $f_c = 10 \times 10^6 \text{ Hz}$, $V_m = 6V$, $f_m = 5 \text{ kHz}$.

$$\Delta f = ?, \quad BL = ? \quad K_f = 1 \text{ kHz/V}$$

$$\Delta f = K_f V_m = 1 \times 10^3 \times 6 = 6 \text{ kHz} \quad \left| \begin{array}{l} BL = 2(\Delta f + f_m) \\ = 11 \text{ kHz} \end{array} \right. //$$

- Q1) An AM broadcasting station broadcasts with an average transmitted power of 200W at a modulation index of 60%. Find the transmission power efficiency & the average power in carrier.

Sol: $P_t = 200\text{W}$, $M = 60\% = 0.6$

Carrier Power $P_c = \frac{P_t}{1 + M^2} = \frac{200}{1 + \frac{0.6^2}{2}} = 189.49\text{W}$

Transmission power efficiency

$$\eta = \frac{M^2}{2 + M^2} = 0.1525 \text{ or } 15.25\%$$

- Q2) The carrier frequency in an FM modulator is 10MHz & modulating freq is 20kHz. What are the first three upper sideband frequencies?

Given $f_m = 20\text{kHz}$, $f_c = 10\text{MHz}$

Upper sideband frequencies

$$\textcircled{1} f_{USO_1} = f_c + f_s = 10 \times 10^6 + 2 \times 10^3 = 10.002\text{MHz} = f_{USO_1}$$

$$\textcircled{2} f_{USO_2} = f_c + 2f_s = 10 \times 10^6 + 2 \times 2 \times 10^3 = 10.004\text{MHz} = f_{USO_2}$$

$$\textcircled{3} f_{USO_3} = f_c + 3f_s = 10 \times 10^6 + 3 \times 2 \times 10^3 = 10.006\text{MHz} = f_{USO_3}$$

Lower sideband frequencies

$$\textcircled{1} f_{LSO_1} = f_c - f_s = 10 \times 10^6 - 2 \times 10^3 = 9.998\text{MHz}$$

$$\textcircled{2} f_{LSO_2} = f_c - 2f_s = 10 \times 10^6 - 2 \times 2 \times 10^3 = 9.996\text{MHz}$$

$$\textcircled{3} f_{LSO_3} = f_c - 3f_s = 10 \times 10^6 - 3 \times 2 \times 10^3 = 9.994\text{MHz}$$

- Q3) In an FM SLM, when the audio freq is 500Hz & the AF voltage is 2.4V, the frequency deviation is

4.8 kHz. If the AF voltage is now increased to 7.2V, what is the new frequency deviation? If the AF voltage is raised to 10V while the AF is dropped to 200Hz, what is the deviation? Find the modulation index in each case.

Sol: Given $f_m = 500 \text{ Hz}$, $V_m = 2.4 \text{ V}$, $\Delta f = 4.8 \text{ kHz}$, $B_1 = ?$

$$\textcircled{a} \quad V_{m_2} = 7.2 \text{ V}, \quad \Delta f_2 = ? \quad B_2 = ?$$

$$\textcircled{c} \quad V_{m_3} = 10 \text{ V}, \quad \Delta f_3 = ?, \quad f_{m_3} = 200 \text{ Hz}, \quad B_3 = ?$$

$$\textcircled{a} \quad B_1 = \frac{\Delta f_1}{f_{m_1}} = \frac{4.8 \times 10^3}{500} = \cancel{9.6}$$

$$\textcircled{b} \quad \Delta f_2 = K_f V_{m_2} = 2 \times 10^3 \times 7.2 = \cancel{14.4 \text{ kHz}} \quad K_f = \frac{\Delta f}{V_m} \\ B_2 = \frac{\Delta f_2}{f_{m_1}} = \frac{14.4 \times 10^3}{500} = \cancel{28.8} \quad = \frac{4.8 \times 10^3}{2.4}$$

$$\textcircled{c} \quad \Delta f_3 = K_f V_{m_3} = 2 \times 10^3 \times 10 = \cancel{20 \text{ kHz}} \quad = 2 \text{ kHz/V} \\ B_3 = \frac{\Delta f_3}{f_{m_3}} = \frac{20 \times 10^3}{200} = \cancel{100} //$$

Q) A carrier wave of 10V & 10MHz is amplitude modulated by AF signal of 4kHz. Write the envelope of AM wave with modulation of 50%.

Sol: Given $V_c = 10 \text{ V}$, $f_c = 10 \text{ MHz}$, $f_m = 4 \text{ kHz}$, $M = 50\% = 0.5$

AM wave is,

$$v(t) = (V_c + V_m \sin \omega_m t) \sin \omega_c t$$

$$V(t) = [10 + 5 \sin(2\pi \times 4 \times 10^3 t)] \sin(2\pi \times 10 \times 10^6 t)$$

⑦

$$\begin{aligned} m &= \frac{v_m}{V_c} \\ \Rightarrow v_m &= m V_c \\ &= 0.5 \times 10 \\ v_m &= 5V \end{aligned}$$

$$V(t) = 10[1 + 0.5 \sin(2\pi \times 4 \times 10^3 t)] \sin(2\pi \times 10 \times 10^6 t)$$

⑧

$$V(t) = V_c \sin \omega_c t + \frac{m V_c}{2} \cos(\omega_c - \omega_m) t - \frac{m V_c}{2} \cos(\omega_c + \omega_m) t$$

$$V(t) = 10 \sin(2\pi \times 10 \times 10^6 t) + \frac{0.5 \times 10}{2} \cos(2\pi \times 10 \times 10^6 - 2\pi \times 4 \times 10^3) t - \frac{0.5 \times 10}{2} \cos(2\pi \times 10 \times 10^6 + 2\pi \times 4 \times 10^3) t$$

$$\Rightarrow V(t) = 10 \sin(2\pi \times 10^7 t) + 2.5 \cos[2\pi(10^7 - 4 \times 10^3) t] - 2.5 \cos[2\pi(10^7 + 4 \times 10^3) t]$$

- 33) A 20MHz, 3V carrier is modulated by a 1kHz signal. The maximum frequency deviation is 10kHz & the modulation index is used for both FM & PM. Write expressions for FM & PM.

Note: Given $f_c = 20 \times 10^6 \text{ Hz}$, $V_c = 3V$, $f_m = 1 \times 10^3 \text{ Hz}$, $\Delta f = 10 \times 10^3 \text{ Hz}$

$$\beta = M_p = \frac{\Delta f}{f_m} = \frac{10 \times 10^3}{1 \times 10^3} = 10$$

$$\text{FM wave, } V(t) = V_c \cos[2\pi f_c t + \beta \sin(2\pi f_m t)]$$

$$\Rightarrow V(t) = 3 \cos[2\pi \times 20 \times 10^6 t + 10 \sin(2\pi \times 10^3 t)]$$

$$\text{PM wave, } V(t) = V_c \cos(\omega_c t + M_p \cos \omega_m t)$$

$$\Rightarrow V(t) = 3 \cos[2\pi \times 20 \times 10^6 t + 10 \cos(2\pi \times 10^3 t)]$$

$(\because \omega_m = 2\pi f_m \text{ & } \omega_c = 2\pi f_c)$

Syllabus: Introduction, Passive Electrical transducer, Resistive transducer, Resistance Thermometer, Thermistor, Linear Variable Differential Transformer (LVDT), Active Electrical transducer, Piezoelectric transducer, Photoelectric transducers.

* Definition of transducer:

A transducer is a device which converts energy information from one form to another.

⑦

A transducer is a device which converts a physical quantity or non-electrical quantity (temperature, pressure, displacement, force, sound, light etc) into electrical signal (either voltage or current).

Note:

① Classification of transducer:

② Based on the role of transducer:

- Input transducer (instrument transducer)

- Output transducer (Power transducer)

→ An input transducer can be used as a measurement device.

→ An output transducer delivers output signals like force, torque, pressure or displacement when the electrical signal is applied as an input.

③ Based on the operation:

(Externally Powered)

● Active transducer (Self-generating) & Passive transducer

→ Active transducers develop their own voltage.

→ Active transducers absorb the energy needed from the measuring end (input).

Ex: Thermo - Couple, Piezo electric transducer, Photo-electric cell & photovoltaic cell.

→ Passive transducer accepts energy from an external source to produce output signal (they may absorb some energy from the measurand) (depend on change in R, L, C)

Ex: Resistance strain gauge, thermistor, Linear Variable differential transformer (LVDT), Hall effect sensor, & Photomultiplier tube

② Based on Output Signal:

● Mechanical transducer & Electrical transducer

→ Mechanical transducer produces mechanical nature signal at its output. (Primary transducer)

→ Electrical transducer produces electrical signal at its output. (Secondary transducer)

③ Based on the nature of output: → Analog transducer
→ Digital transducer

② Sensor & transducer:


→ Sensor (Primary sensing element) is used to detect any quantity and report it in another form of energy (usually electrical signal)

Ex: Intensity & Luminance of a source may be measured by sensor.

→ Transducer converts signal from one form to another form of energy (transduction element) (one type to another type)

Ex: Temperature is measured by transducer.

④ Block diagram of transducer Model (Fig 1) (Electrical transducer)



④ Transducer Connected in Series




Fig ②: Transducer connected in Series

⑤ Measurement: (Quantity to be measured):

Displacement, Position, Velocity, acceleration, Force, Load, strain, Rotation, encoding, Vibrations, Flow, Vacuum, temperature, Pressure, Medical imaging, Acoustic fields, Magnetic field, Torque, PH and Partial pressure of O₂ and CO₂ in blood etc.

⑥ Advantages & Disadvantages of electrical transducers

→ Advantages

- ① Amplification & attenuation of electrical signal can be easily done.
- ② Can be controlled with a very small level of power.
- ③ Mass-inertia effects are minimized.
- ④ Effect of friction are minimized.
- ⑤ The electrical signal can be easily used, transmitted, and processed for the purpose of measurement.
- ⑥ ~~No~~ No mechanical wear and tear.


→ Disadvantages

- ① Sensors and Signal processing circuits are comparatively expensive.
- ② Less reliable (sometimes) because of ageing & drift of active components.


- ④ Desirable properties of Good transducer ⑤
- Parameter of transducer ⑥ Requirements of transducer
- ① Linearity: The input-output characteristics should be linear.
 - ② Ruggedness: It should be capable of withstanding overload.
 - ③ Dynamic response (Dynamic range): It must operate smoothly (uniformly) over a wide range of frequencies.
 - ④ Repeatability (Precision): It should produce the same output when the same input is applied repeatedly.
 - ⑤ Accuracy: It should produce high degree of accuracy.
 - ⑥ Stability & reliability: The output should be independent of temperature, vibration & other environmental variations. (Error should be minimal)
 - ⑦ Residual deformation: It must retain its original shape and structure even after long period of usage.
 - ⑧ Physical size: It must have minimal weight & volume.
 - ⑨ Range: It must cover a different range of measurand values.
 - ⑩ Input threshold: It must be possible to detect smallest value of the measurand quantity.
 - ⑪ Resolution: It should detect a small change in the measurand quantity.
 - ⑫ Loading effect: No loading effect should happen.
 - ⑬ Cost: It should be cost-effective.

* Electrical transducer

① Passive electrical transducer: The transducers that are based on the variation of the parameters (resistance, capacitance & inductance) due to the application of any external stimulus are known as Passive transducers.



② Active electrical transducer: The transducers which produce output ~~independently~~ without external source are known as active transducer.



* Passive electrical transducer:

① Resistive transducer:

→ Resistive transducers are passive transducers in which the resistance changes due to change in physical quantity sensed (measurand).

→ (DC resistance) Resistance of any metal conductor is given by,

$$R = \frac{\rho L}{A} \quad (\text{Eq 2})$$

Where, $\rho \rightarrow$ Resistivity (① Specific resistivity)
 $\rho \rightarrow$ Specific resistance of the conductor ($\Omega \cdot \text{m}$)

$L \rightarrow$ Length of conductor (m)

$A \rightarrow$ Cross-sectional area of conductor (m^2)

→ Change in resistance occurs when the external stimulus (② Physical phenomenon) input signal @ measured affects (changes) either the dimension (L or A) or the resistivity (ρ) of the element.

→ For measurement of displacement, force, pressure, torque etc

When the resistive elements (conductors) are subjected to pressure, force, torque etc., the dimension (L or A) changes thereby resulting in change in resistance. Ex: strain gauges

* For measurement of temperature

Variation in temperature causes change in the resistivity of the conductor thereby resulting in the change in resistance. Ex: Resistance thermometers.

→ Thermistor & photoconductive transducers rely (works) on changing the concentration of charge carriers.

→ Resistive transducers ①
 Resistive potentiometer consists of a resistive element provided with a sliding contact (wiper).

Motion of sliding contact may be translatory or rotational.




Fig ③: Resistive transducer

→ Merits & Advantages

- ① Easy to operate
- ② Simple in Construction
- ③ Efficiency is very high
- ④ Inexpensive
- ⑤ Both AC and DC can be used
- ⑥ Speed of response is high
- ⑦ High resolution
- ⑧ Available in various sizes.

→ Demerits & Drawbacks & Disadvantages

- ① A large force is required to move the sliding contact (When Potentiometer is used)
- ② The sliding contact (Wiper) can wear out, become misaligned & generate noise.

④ Resistance Thermometer

detectors (RTD)

→ Construction:

- The wire resistance thermometer usually consists of a coil wound on a mica or ceramic former, as shown in fig ④.




Fig ④: Resistance thermometer

- The coil is wound in bifilar form so as to make it non-inductive. The coils are available in different sizes & with resistance values ranging from 10 to 250Ω.
- The resistive element is normally enclosed in a protective tube of Pyrex glass, Porcelain, Quartz or nickel.
- The tube is evacuated and sealed or filled with air or any other inert gas and kept around atmospheric pressure.

- The element is brought to contact with fluid whose temperature is to be measured.

Principle of operation:

- Resistance thermometer is used to measure the temp by measuring resistance in a wire
- The resistance of conductor changes when its temp changes.
- The resistive element is usually made of a solid material, a metal, metallic alloy or a semiconductor.
- Most commonly used materials for resistance thermometers are PLATINUM, COPPER and NICKEL.
- Platinum ~~is~~ used ^(most stable) (metal) predominantly.
- The resistivity of the metal increases with temperature (Positive temperature Coefficient)
- The resistivity of the semiconductor & insulator generally decreases with temperature (Negative temperature coefficient)
- The resistance R_T of a resistance thermometer at any temperature $T^{\circ}\text{C}$ is,

$$R_T = R_0(1 + \alpha T)$$

Where, $R_0 \rightarrow$ Resistance at 0°C (Ω)

$T \rightarrow$ Temperature in $^{\circ}\text{C}$

$\alpha \rightarrow$ Temperature coefficient of resistance ($/^{\circ}\text{C}$)

$$\alpha = \frac{1}{\Delta T} \frac{\Delta R}{R_0}$$

Where, $\Delta T \rightarrow$ Change in temperature in $^{\circ}\text{C}$

$\Delta R/R_0 \rightarrow$ Fractional change in resistance.

$\Delta R \rightarrow$ Change in resistance (Ω)

- The Slt-heating coefficient E is.

$$E = \frac{\Delta t}{R_T I^2}$$

Where, $\Delta t =$ (indicated temperature) - (Fluid temperature) $^{\circ}\text{C}$

$R_T \rightarrow$ Resistance of thermometer (Ω)

$I \rightarrow$ Measurement current (A)

- Fig ⑤ shows the resistance thermometer with Wheatstone bridge.




Fig ⑤: Wheatstone bridge to measure change in R_T

When R_T changes due to change in temperature, the bridge is imbalanced, generating a voltage V_d which is amplified and measured.

- The three main categories of RTD are
 - ① Thin film
 - ② Wire-wound
 - ③ Coiled elements


→ Advantages:

- ① High accuracy
- ② Excellent stability
- ③ Excellent precision
- ④ Linear temperature-resistance characteristic
- ⑤ Fast response
- ⑥ Doesn't require temperature compensation
- ⑦ Easy install
- ⑧ Wide operating range
- ⑨ Low drift

→ Disadvantages:

- ① EXPENSIVE
- ② Requires bridge circuit and external power source
- ③ Possibility of self-heating
- ④ Large size
- ⑤ Lower sensitivity
- ⑥ Tends to drift over time of use

B) Thermistor: → Symbol:



→ Construction:

- Thermistors are made up of oxides of Cobalt, nickel, copper, iron, uranium and manganese.
- Different structures of thermistor are shown in fig ⑦




Fig ⑦: Different structures of thermistors

• ① Rod: Diameter \rightarrow 1.25mm - 4.25mm
Length \rightarrow 12.5mm - 50mm

② Bead: Diameter \rightarrow 0.15mm

③ probe: Bead with glass coating

④ Disc: Diameter \rightarrow 10mm

→ Principle of operation:

→ Thermistor word is derived from THERMALLY SENSITIVE RESISTOR (not metal).


→ Thermistor is a two terminal Semiconductor Slab whose resistance decreases with increase in temperature, unlike a metal. (negative temperature coefficient)

→ Fig ⑧ shows the temperature - resistance characteristic of a thermistor.

→ Thermistor has very high NTC (3-5% Per °C)

→ The resistance of the thermistor is (at $T < k$)

$$R = R_0 e^{\beta \left(\frac{1}{T} - \frac{1}{T_0} \right)} \quad \text{--- ①}$$



Where, $R_0 \rightarrow$ Resistance at T_0 (K)

$\beta \rightarrow$ Constant to be determined experimentally.

If T is large, then eqn ① reduces to,

$$R = R_0 e^{\frac{\beta}{T}} \quad \text{--- ②}$$

→ APPLICATIONS:

- ① Thermistors are used in the measurement of
 - ④ Temperature
 - ⑥ Flow & Pressure
 - ⑤ Liquid level
 - ② Voltage & Power
 - ④ Vacuum
 - ⑦ Thermal conductivity.
- ② It can be used as current limiting devices for circuit protection (as replacement for fuses)
- ③ Used as timers
- ④ Used as heater in automotive industry to provide additional heat inside cabin with diesel engine
- ⑤ Used as temperature compensated synthesizer, Voltage Controlled Oscillators.
- ⑥ Used in consumer appliances (coffee maker, hair dryer etc.)
- ⑦ Military
- ③ Medical electronics etc

→ Advantages

- ① Cost effective (Low Cost)
- ② Small size
- ③ Fast response over a narrow temperature range
- ④ Good sensitivity (Sense very small changes in temp)
- ⑤ Higher accuracy
- ⑥ Rugged
- ⑦ Flexibility in configuration
- ⑧ Chemically stable

→ Disadvantages

- ① Temperature - resistance characteristic is non-linear.
- ② Not suitable for wide temperature range.
- ③ Need of shielded cables due to high resistance.
- ④ Self-heating
- ⑤ Moisture failure (Non-glass only)

Note:

(RTD)

① Comparison between Resistance thermometer & thermistor

Parameter	Resistance thermometer	Thermistor
① Principle of operation	Positive temperature of coefficient	Negative temperature of coefficient
② Characteristic	Linear	Non-linear (Exponential)
③ Sensitivity	Medium	High
④ Material	Pure metals (Platinum, copper & Nickel)	Ceramic & Polymer (Copper, iron, manganese)
⑤ Temperature range	Large (-200 to 650°C)	Limited (-100 to 325°C)
⑥ Accuracy	High	Moderate
⑦ Cost	High	Low

⑧ Size	Large	Small
⑨ Response Speed	High	High over a narrow temperature range
⑩ Type	Passive	Passive
⑪ Power required	Constant Voltage @ Current	Constant Voltage @ Current
⑫ Self-heating	No (Possibility less)	Yes
⑬ Rugged	No	Yes
⑭ Packages	Not Flexible	Flexible

② Important Parameters

- ① Time constant: Time for resistance to fall from final value to 63% of the final value (Range: 1-50s)
- ② Dissipation factor: Power dissipated in Watt / °C temperature (Range : 1-10mW/°C)
- ③ Resistance ratio: Ratio of the resistance at 20°C to resistance at 125°C (Range: 3-60)


③ Inductive transducer:

LVDT (Linear Variable Differential Transformer):

- LVDT works under the principle of mutual induction
- LVDT is a type of inductive transducer (electrical transformer) used for measuring displacement. (non-electrical energy (displacement) is converted into an electrical energy)
- Here the inductance is varied according to the physical quantity to be measured (measured) @ displacement

→ Construction: Fig(9)

- LVDT consists of a primary coil (P), uniformly wound over a certain length of the plastic cylindrical former and two identical secondary coils symmetrically wound on either side of the primary coil and away from the centre.
- The secondary coils are connected in series but in phase opposition so that the output voltage will be difference between the individual voltages (V_o & V_{o2}) induced in the secondary coils (hence the name differential transformer).
- A soft iron core (ferrite rod) is kept inside the plastic former & is free to move inside the former in either direction from the central (null) position.



Fig(9) : Construction of LVDT

→ Principle of Operation (Working) :

- When an AC Voltage (50 Hz to 20 kHz) is applied to the primary coil, an alternating magnetic field is induced, which in turn induces voltage (emf) in the secondary coils whose value depends on the core position.
- Let us consider three cases :


Case 1: (Fig 10)

The induced voltages (Emf) in secondary windings are equal. ($V_{o1} = V_{o2}$)

\therefore Output voltage V_o is,

$$V_o = V_{o1} - V_{o2}$$


$$\boxed{V_o = 0}$$

Fig 10: Core in Centre PositionCase 2: (Fig 11)

The induced voltage (Emf) in Secondary coil (S_1) is greater than Emf in Secondary Coil (S_2). ($V_{o1} > V_{o2}$)

\therefore Output voltage V_o is,

$$\boxed{V_o = V_{o1} - V_{o2} \text{ (Positive)}}$$

Fig 11: Core towards Secondary coil (S_1)Case 3: (Fig 12)


The induced voltage (Emf) in Secondary coil (S_2) is greater than Emf in Secondary Coil (S_1). ($V_{o2} > V_{o1}$)

\therefore Output voltage V_o is,

$$\boxed{V_o = V_{o2} - V_{o1} \text{ (Positive)}}$$

(ii)


$$\boxed{V_o = V_{o1} - V_{o2} \text{ (negative)}}$$

Fig 12: Core towards Secondary coil (S_2)

- The transfer characteristic of LVDT is shown in fig(13)

→ Applications :

- ① Used to measure force.
- ② Used to measure weight.
- ③ Used to measure pressure.
- ④ Used to measure velocity, acceleration.
- ⑤ Sensing vibrations.
- ⑥ Used in all applications where displacement ranging from fraction millimeter to centimeter.



→ Advantages :

- ① Infinite resolution
- ② Linear
- ③ High output
- ④ High sensitivity
- ⑤ Ruggedness
- ⑥ Less friction (less wear & tear)
- ⑦ Low power consumption
- ⑧ Low hysteresis
- ⑨ Good dynamic range
- ⑩ Relatively low cost
- ⑪ Robust
- ⑫ Short response time
- ⑬ No permanent damage (Exceed the designed range)

→ Disadvantages :

- ① Very high displacement is required for generating high voltages.
- ② Sensitive to magnetic field (shielding is required).
- ③ Performance is affected by vibrations.
- ④ Erratically affected by temperature changes.
- ⑤ It can only run at speeds up to $\frac{1}{10}$ to $\frac{1}{5}$ of the excitation frequency (input).

* Active Electrical transducer :

- ① Piezoelectric transducer: → Construction & Operation

* The ability of certain materials (Crystal & certain ceramics)




Fig 14: Piezo electric transducer

→ Advantages

- ① High frequency response
 - ② Small size
 - ③ High output
 - ④ Light weight
 - ⑤ Simple signal conditioning
 - ⑥ Negligible phase shift
 - ⑦ High mechanical rigidity (Rugged)
 - ⑧ Linearity
 - ⑨ Low leakage
 - ⑩ High sensitivity
 - ⑪ Wide measuring range
 - ⑫ Ultra noise ^{low}
- ⑬ Reliable & robust
 - ⑭ Unaffected by external EM fields
 - ⑮ Polarity sensitive

→ Disadvantages:

- ① Cannot measure static conditions
- ② Output affected by temp. changes.
- ③ Output affected by long use or high temperatures

#	Axis
1	X
2	Y
3	Z
4	Shear around X
5	Shear around Y
6	Shear around Z

* The output voltage V_o is,

$$V_o = \frac{g + F}{A} \text{ (Volts)}$$

$$\text{L.H.S.} = g + F \quad \left[g = \frac{K}{t} \right]$$

$g \rightarrow$ Voltage constant (Vm/N)

$F \rightarrow$ Force (N)

$P \rightarrow$ pressure (F/A) (Nm^{-2})

$A \rightarrow$ Area of crystal (m^2)

$t \rightarrow$ Thickness of the crystal (m)

$K \rightarrow$ Piezoelectric constant

(17)

to produce electric charges (which in turn produces potential @ voltage) when mechanical stress is applied across them it called Piezo electric effect \oplus

Piezo electricity & such crystals (materials) are called Piezo electric crystal (Piezo electric transducer) (Converts mechanical energy into electrical energy)

* The Piezo effect effect is reversible, i.e. conversely, if a varying potential is applied to crystal, it will change the dimensions of the crystal.

* Voltage depends on the magnitude & direction of force applied to crystal.

* Materials exhibiting the Piezo electric phenomenon are Quartz, Rochelle salt, tourmaline, Ammonium Dihydrogen Phosphate (ADP), Lithium Sulphate (LS) & Di Potassium Tartrate (DKT) etc

* The word Piezo is derived from the Greek word 'Piezien', which means to Squeeze \oplus Press.

* Types of Piezo electric material \leftarrow tourmaline

① Natural crystals (Ex: Quartz, Rochelle salt)

② Synthetic Crystals (Ex: Lithium Phosphate)

③ Ferroelectric Ceramics (Ex: Barium titanate)

* Based on the direction of force applied, there are three modes of operation.

① Thickness Expander mode

② Length Expander mode

③ Volume Expander mode

* Fig(14) shows Piezo electric transducer.

→ APPLICATIONS

- ① It is used to measure force, pressure, acceleration, torque, strain & amplitude of vibration.
- ② Used in ③ Aircraft flight test ④ Generation of ultrasonic frequencies ⑤ Car lighters ⑥ Electronic cigarette lighters ⑦ Aero-space ⑧ Medicine ⑨ Industry ⑩ Microphones (i) Actuator

② Photo electric transducer:


→ Construction & Working

* If light is incident on a metal surface, the entire quantum energy is converted into kinetic energy of the electron & help the electron to move & contribute current in the metal. This is called Photoelectric effect.

* According to operating principle, Photoelectric transducers may be grouped as follows.

- ① Photoemissive ② Photo Voltaic ③ Photo conductive (resistive)


* Photoemissive cell (Photoemissive transducer) (Photo tube)



Fig(5): Photoemissive cell

- It consists of semi-cylindrical ② V-shaped electrode (cathode) Coated with a photo emissive material and an anode (thin wire), both enclosed in an evacuated glass bulb (Fig 15).
- When the light falls on the cathode, electrons are emitted and are attracted by the anode & hence current flows.
- Current depends on (i) Intensity of incident radiation & (ii) Anode - Cathode Voltage.

* Photo Voltaic cell @ (Solar Cell)




Fig(6): Photo Voltaic (Selenium) cell

- It consists of a metal electrode (bottom) on which a layer of Selenium is deposited, on the top of this a barrier layer is formed which is coated with a very thin layer of gold. (Fig 16)

- When light falls on Semiconductor (Selenium), a potential (Voltage) is generated.

* Photo Conductive Cell @ Photo resistive cell :



Fig(7): Photo Conductive transducer

- It consists of Semiconductor material (Like Selenium, Cadmium Sulphide, Lead Sulphide and Thallium Sulphide) with two electrodes.

- When the light is illuminated on Semiconductor material, its resistance decreases & current through the circuit increases.

→ Advantages

- ① Low Cost
- ② Fast response
- ③ Sensitivity
- ④ Energy conversion efficient

→ Disadvantages

- ① Incident light must have enough energy to impart to electrons

→ Applications

① Photo-emissive cell

- ④ Photometry & Colorimetry
- ⑤ Sound reproduction from a Motion-picture film
- ⑥ On & off-circuits
- ⑦ Automatic opening of door
- ⑧ Sorting of objects on a conveyor belt.

② Photo-Voltaic cell

- ⑨ Automatic control systems
- ⑩ Television circuits
- ⑪ Sound motion picture and reproducing equipment.
- ⑫ Solar vehicles, solar lamps
- ⑬ Space crafts.

③ Photo-conductive cell

- ⑭ Detection of ships & aircrafts
- ⑮ Telephony by modulated infrared lights
- ⑯ Optical communication system
- ⑰ Object counting in industry.

④ Thermoelectric transducer ⑤ Thermo Coupler ⑥ Thermal Coupler:

→ It converts thermal energy or heat energy into electrical energy & vice versa.

→ It consists of two wires of different metals joined together to form two junctions as shown in fig ①.

→ One of the two junctions is called the hot junction & the other is cold junction (reference junction)

→ There are four physical effects that contribute to the output voltage of the thermocouple.




Fig ①: Thermo couple

- (a) Seebeck effect
 (b) Peltier effect
 (c) Thomson effect
 (d) Joule heating \rightarrow Irreversible thermolectric effect
- } Thermodynamically reversible effects

(a) Seebeck effect:

\rightarrow It is the conversion of heat directly into electricity at the junction of different types of wire (at different temperatures)

\rightarrow In 1821, the German physicist Thomas Johann Seebeck discovered that a compass needle would be deflected by a closed loop formed by two different metals joined in two places, with a temperature difference between the joints (because of magnetic field)

\rightarrow Eqn is given by, $E_{\text{ent}} = -S \Delta T$

Where, $S \rightarrow$ Seebeck effect or Thermo power ($-100 \mu\text{V/K}$ to $1000 \mu\text{V/K}$)
 $\Delta T \rightarrow$ Gradient in temperature

(b) Peltier effect:

\rightarrow It is the reverse phenomenon of Seebeck effect

\rightarrow It is the conversion of electricity into heat (or cool)

\rightarrow The amount of heat liberated or absorbed is proportional to the quantity of current that crosses the junction.

\rightarrow The amount of heat liberated or absorbed when one ampere passes for a second is called the Peltier coefficient

\rightarrow Peltier heat generated at the junction per unit time is,

$$\dot{Q} = (\Pi_A - \Pi_B) I$$

Where $\Pi_A (\Pi_B) \rightarrow$ Peltier coefficient of conductor A (B)
 $I \rightarrow$ Electric current (from A to B)

② Thomson effect:

- It is also the reverse phenomenon of Seebeck effect.
- It is the conversion of electricity into heat.
- Ex: When a current flows through a COPPER conductor, having thermal gradient (temperature difference) along its length, heat is liberated at any point where the current flows, while heat is in the same direction as the heat flow. While heat is absorbed at any point when the current flows in the direction opposite to the flow of heat.
- Heat production rate per unit volume.

$$\dot{Q} = -K J \cdot \nabla T$$

$K \rightarrow$ Thomson coefficient

$\nabla T \rightarrow$ Temperature gradient

$J \rightarrow$ Current density.

- First Thomson relation is,

$$K = \frac{d\pi}{dT} - S$$

APPLICATIONS of thermocouple

Steel industry, gas-bed heating,
Thermoelectric refrigerator (T)
generator, Measurement of
temperature and radiation.

③ Joule heating:

- It is irreversible thermoelectric effect.
- Heat is generated whenever a current is passed through a resistive material.
- The electric current I is transformed into heat P according to,

$$P = R I^2$$

Where, $P \rightarrow$ Power (W)

$R \rightarrow$ Electrical resistance of the conductor (Ω)

. $I \rightarrow$ Electric current (A).

Problems

- ① In a linear Voltage differential transformer (LVDT) the output voltage is 1.8V at maximum displacement. At a certain load the deviation from linearity is maximum and is $\pm 0.0045V$ from a straight line through the origin. Find the linearity at the given load.

Sol: Given $V_o = 1.8V$, $\Delta V = \pm 0.0045V$

$$\therefore \text{Linearity} = \frac{\Delta V}{V_o} = \frac{\pm 0.0045}{1.8} = \pm 0.0025 = \underline{\underline{\pm 0.25\%}}$$

- ② A piezoelectric crystal measuring $6\text{mm} \times 6\text{mm} \times 1.8\text{mm}$ is used to measure force. Its voltage sensitivity is 0.055V/mm/N . Calculate the force if voltage developed is 120V.

Sol: Given $A = 6\text{mm} \times 6\text{mm}$, $t = 1.8\text{mm}$,

$$g = 0.055\text{V/mm/N}$$
, $V_o = 120\text{V}$

Plot $V_o = gtP$

$$\Rightarrow P = \frac{V_o}{gt} = \frac{120}{0.055 \times 1.8 \times 10^{-3}} = \underline{\underline{1.212 \text{ MN/m}^2}}$$

$$\therefore \text{Force, } F = PA = 1.212 \times 10^6 \times 8 \times 10^{-3} \times 6 \times 10^{-3}$$

$$F = \underline{\underline{43.63\text{N}}}$$

① Equation of straight line.

$$\textcircled{1} \quad y = mx + c \quad \textcircled{2} \quad \frac{y_2 - y_1}{x_2 - x_1} = \frac{y_2 - y_1}{x_2 - x_1} \quad \textcircled{3} \quad \frac{y}{a} + \frac{x}{b} = 1$$

$$\textcircled{4} \quad y = mx \quad \textcircled{5} \quad y - y_1 = m(x - x_1) \quad \textcircled{6} \quad x \cos \theta + y \sin \theta = p$$

$$\textcircled{7} \quad Ax + By + C = 0$$

$$\textcircled{8} \quad \cos 2\theta = 1 - 2 \sin^2 \theta, \quad \cos 2\theta = 2 \cos^2 \theta - 1$$

$$\cos 2\theta = \cos^2 \theta - \sin^2 \theta$$

$$\textcircled{9} \quad \int \sin \theta d\theta = -\cos \theta, \quad \int \cos \theta = \sin \theta, \quad \int t dt = \frac{t^2}{2}$$

$$\int k dt = kt$$

$$\textcircled{10} \quad \cos 0 = 1, \quad \cos \pi/2 = 0, \quad \cos \pi = -1, \quad \cos 3\pi/2 = 0, \quad \cos 2\pi = 1 \\ \sin 0 = 0, \quad \sin 90^\circ = 1, \quad \sin 180^\circ = 0, \quad \sin 270^\circ = -1, \quad \sin 360^\circ = 0$$

$$\textcircled{11} \quad \frac{\text{Any finite non-zero}}{\text{to}} = 0$$

$$\textcircled{12} \quad \frac{d(\sin t)}{dt} = \cos t \quad \frac{d(\sin \omega t)}{d\theta} = \omega \cos \omega t$$

$$\frac{d(\cos \omega t)}{dt} = -\omega \sin \omega t, \quad \frac{d(t)}{dt} = 1, \quad \frac{d(k)}{dt} = 0$$

$$\textcircled{13} \quad \sin(A+B) = \sin A \cos B + \cos A \sin B$$

$$\sin(A-B) = \sin A \cos B - \cos A \sin B$$

$$\cos(A+B) = \cos A \cos B - \sin A \sin B$$

$$\cos(A-B) = \cos A \cos B + \sin A \sin B$$

$$\sin A \sin B = \frac{1}{2} [\cos(A-B) - \cos(A+B)]$$

$$\cos A \cos B = \frac{1}{2} [\cos(A+B) + \cos(A-B)]$$

$$\sin A \cos B = \frac{1}{2} [\sin(A+B) + \sin(A-B)]$$

③ K - Kilo - 10^3

M - mega - 10^6

G - Giga - 10^9

m - milli - 10^{-3}

μ - micro - 10^{-6}

n - nano - 10^{-9}

p - pico - 10^{-12}

f - femto - 10^{-15}

① Mass of Proton = Mass of neutron = 1.672×10^{-27} kg

② Mass of electron = 9.1×10^{-31} kg

③ Charge of an electron = -1.602×10^{-19} C

④ Charge of Proton = 1.602×10^{-19} C

⑤ Atomic weight @ Atomic mass = Number of Protons + Number of Neutrons

⑥ Atomic number = Number of Protons @ electrons

⑦ Amount of energy emitted @ absorbed = $N_2 - N_1 = h\nu$ (Joule)

⑧ Planck's constant, $h = 6.626 \times 10^{-34}$ J s

⑨ Energy of an electron. $E_n = -\frac{21.76 \times 10^{-19} Z^2}{n^2}$ (Joule)

$$= -\frac{21.76 \times 10^{-19}}{1.6 \times 10^{-19}} \frac{Z^2}{n^2} @ -13.6 Z^2 (eV)$$

⑩ $1 eV = 1.602 \times 10^{-19}$ Joule

⑪ Conductance. $G = \frac{1}{R}$ S @ mho @ Ω^{-1} , R → Resistance (Ω)

⑫ Conductivity $\sigma = \frac{1}{S}$ Sm @ Ω^{-1}/m , S → Resistivity (Ω m)

⑬ KCL: $\sum I = 0$

⑭ KVL: $\sum V + \sum IR = 0$

⑮ RMS Voltage. $V_{rms} = \frac{V}{\sqrt{2}}$

⑯ Angular frequency $\omega = 2\pi f$ (rad/s)

$f \rightarrow$ Linear frequency (cycles/s) @ (Hz)

③ Pressure $P = \frac{\text{Force}}{\text{Area}}$

$$\textcircled{1} \quad V_n = \begin{cases} 0.3V & \text{for Ge} \\ 0.7V & \text{for Si} \end{cases}, \quad I_o = \begin{cases} 1 \text{mA} & \text{for Ge} \\ 100 \text{nA} & \text{for Si} \end{cases}, \quad V_{BR} = \begin{cases} 50V & \text{for Ge} \\ 75V & \text{for Si} \end{cases}$$

\textcircled{2} (Decrease) Change in Barrier Voltage. (for Ge < Si).

$$\Delta V_B = -0.002 \Delta t$$

Here, $\Delta t \rightarrow$ (Increase) in temperature (in $^{\circ}\text{C}$)
Change

\textcircled{3} Diffusion capacitance, Transition capacitance

$$C_D = \frac{2I_F}{V_F} = \frac{2I_F}{n V_T} \quad C_T = \frac{k}{(V_a - V)^n}$$

\textcircled{4} Reverse current at T_2 is,

$$I_o(T_2) = I_o(T_1) [2^{(T_2 - T_1)/10}]$$

\textcircled{5} Shockley equation.

$$I_D = I_o(e^{V_D/nV_T} - 1), \quad n = \begin{cases} 1 & \text{for Ge} \\ 2 & \text{for Si} \end{cases}$$

$$\textcircled{6} \quad V_D = nV_T \ln \left(\frac{I_D}{I_o} + 1 \right) \quad V_T = \frac{kT}{q} \quad k = 1.38 \times 10^{-23} \text{ J/K} \\ \quad T(\text{K}) = 273 + t(^{\circ}\text{C})$$

\textcircled{7} Power, $P = VI = I^2R = V^2/R$

\textcircled{8} Minimum fall time, $t_F(\text{min}) = 10 t_{rr}$.

$t_{rr} \rightarrow$ Reverse Recovery time

\textcircled{9} Power dissipation at $T_2(^{\circ}\text{C})$,

$$P_2 = P_i(\text{at } T_1) - D \times \Delta T \quad D \rightarrow \text{Duration factor } (1/\text{sec}) \\ \Delta T \rightarrow (T_2 - T_1)$$

\textcircled{10} Diode Voltage drop at any temperature ($T_2(^{\circ}\text{C})$),

$$V_{F_2} = V_{F_1}(\text{at } T_1) + [\Delta T (\Delta V_F / {}^\circ C)]$$

$$\Delta V_F / {}^\circ C \rightarrow \begin{cases} -1.8 \text{ mV/}{}^\circ C \text{ for Si} \\ -2.02 \text{ mV/}{}^\circ C \text{ for Ge} \end{cases}$$

- ⑩ Dynamic resistance of a forward biased diode at any temperature. (Sometimes called as pure ac resistance)

$$\gamma_d' = \frac{26 \text{ mV}}{I_F} \left(\frac{T + 273^\circ C}{298^\circ C} \right)$$

- ⑪ Dynamic forward resistance (from characteristics).

$$\gamma_d = \frac{\Delta V_F}{\Delta I_F} = \frac{1}{\text{Slope of forward characteristic}} = \frac{V_{F_2} - V_A}{I_{F_2} - I_A}$$

- ⑫ Semiconductor substrate resistance.

$$\gamma_{\text{substrate}} = \gamma_d - \gamma_d'$$

- ⑬ DC @ static resistance

$$R_F = \frac{V_F}{I_F}$$

$$R_R = \frac{V_R}{I_R}$$

$$\begin{array}{ll} \text{V}_1 \xrightarrow{I+ R-} \text{V}_2 & I = \frac{V_1 - V_2}{R} \quad (\text{Ohm's law } V = IR \text{ @ }) \\ \text{V}_1 \xleftarrow{I- R+} \text{V}_2 & I = \frac{V_2 - V_1}{R} \quad I = V/R \end{array}$$

- ⑭ DC load line End Points

$$A(V, 0) = A(V_F, 0), \quad B(0, I_F) = B(0, \frac{V}{R})$$

- ⑮ TUF = DC Power delivered to load
AC rating of the transformer secondary

For HLR, TUF = 0.287, For FDR, TUF = 0.693.

For FCBR : TUF = 0.812

Q) Instantaneous Secondary Voltage of transformer.

$$V_2 = \frac{N_2}{N_1} V_1 = \frac{N_2}{N_1} V_M \sin \omega t$$

II) HBR (R_{S20}) Current through diode.

$$i_o = \begin{cases} I_m \sin \omega t & 0 \leq \omega t \leq \pi \\ 0 & \pi \leq \omega t \leq 2\pi \end{cases}$$

③ Pcalc load current. $I_m = \frac{V_m}{R_f + R_L}$

$$I_{dc} = \frac{I_m}{\pi}, \quad V_{dc} = \frac{V_m/\pi}{1 + R_f/R_L}, \quad V_{rms} = \frac{V_m/2}{1 + R_f/R_L}, \quad I_{rms} = \frac{I_m}{2}$$

$$\eta = 121\%, \quad \eta = \frac{V_{ac}}{V_{dc}} = \frac{I_{dc}}{I_{dc}}, \quad I_{rms}^2 = I_{dc}^2 + I_{ac}^2$$

$$V_{rms}^2 = V_{ac}^2 + V_{dc}^2, \quad \eta = \frac{P_{ac}}{P_{dc}} = \frac{40.6\%}{1 + R_f/R_L}, \quad P_{ir} = V_m$$

$$\% \text{ Regulation} = \frac{R_f}{R_L} \times 100, \quad f_{out} = f_{in}$$

Ideally, $R_f = 0$

FNCTR (Assuming transformer secondary resistance (R_s) = 0)

$$i_o = I_m \sin \omega t, \quad 0 \leq \omega t \leq \pi, \quad I_m = \frac{V_m}{R_f + R_L}$$

$$I_{dc} = \frac{2I_m}{\pi}, \quad V_{dc} = \frac{2V_m/\pi}{1 + R_f/R_L}, \quad I_{rms} = \frac{I_m}{\sqrt{2}}, \quad V_{rms} = \frac{V_m/\sqrt{2}}{1 + R_f/R_L}$$

$$\eta = 48.3\%, \quad \eta = \frac{81.2\%}{1 + R_f/R_L}, \quad \% \text{ Regulation} = \frac{R_f}{R_L} \times 100$$

$$PIV = 2V_m, \quad f_{out} = 2f_{in}$$

FWB R (Assuming $R_s=0$)

$$2) I_o = I_M \sin \omega t : 0 \leq \omega t \leq \pi, I_M = \frac{V_m}{2R_b + R_L}$$

$$I_{dc} = \frac{2I_M}{\pi}, V_{dc} = \frac{2V_m/\pi}{1 + 2(R_b/R_L)}, I_{ym} = \frac{I_M}{\sqrt{2}}$$

$$V_{max} = \frac{V_m/\sqrt{2}}{1 + 2(R_b/R_L)}, M = 48.3\%, n = \frac{81.2\%}{1 + 2(R_b/R_L)}$$

$$\therefore \text{Regulation} = 2 \frac{R_b}{R_L} \times 100, PIV = V_m, f_{out} = 2 f_{in}$$

3) Reactance of a capacitor, discharging time

$$X_C = \frac{1}{2\pi f C} \quad t_d = C R_L$$

4) HWR with 'C' filter

$$M = \frac{1}{2\sqrt{3} f R_L C}, V_{(P-P)} = \frac{I_{dc}}{f C} = \frac{V_{dc}}{f C R_L}$$

$$V_{dc} = V_m - \frac{I_{dc}}{2fC} = V_m - \frac{V_{dc}}{2fC R_L} = \frac{V_m}{\left(1 + \frac{1}{2fC R_L}\right)}$$

5) FETR < FWBR Limit 'C' filter

$$M = \frac{1}{4\sqrt{3} f R_L C}, V_{(P-P)} = \frac{I_{dc}}{2fC} = \frac{V_{dc}}{2fC R_L}$$

$$V_{dc} = V_m - \frac{I_{dc}}{4fC} = V_m - \frac{V_{dc}}{4fC R_L} = \frac{V_m}{1 + \frac{1}{4fC R_L}}$$

6) Zener diode voltage regulator (No load)

$$I_{ZK} < I_Z < I_{ZM}, R_1 = \frac{V_S - V_Z}{I_Z}, P_{R_1} = I_Z^2 R_1$$

$$I_{Zmin} = \frac{V_{SMin} - V_Z}{R_1}, I_{Zmax} = \frac{V_{SMax} - V_Z}{R_1}, V_o = V_Z$$

Q) Zener diode Voltage regulator (With load)

$$I_1 = I_Z + I_L, \quad I_1 = \frac{V_S - V_Z}{R_1}, \quad I_1 = I_{Z\min} + I_{L\max}$$

$$I_1 = I_{ZM}, \quad I_{ZM} = I_{Z\min} + I_{L\max}, \quad I_{ZM} = \frac{V_S - V_Z}{R_1}$$

$$R_1 = \frac{V_S - V_Z}{I_{ZM}}$$

$$I_Z = \left(\frac{V_S - V_Z}{R_1} \right) - I_L, \quad R_{1(\text{max})} = \frac{V_{S\min} - V_Z}{I_{Z\min} + I_{L\max}}$$

$$R_{1(\text{min})} = \frac{V_{S\max} - V_Z}{I_{Z\max} + I_{L\min}}, \quad I_{ZT} = 20\text{mA}, \quad I_{Z\min} = 5\text{mA}$$

D) Source effect = ΔV_o for a 1% change in V_S

$$\text{Line regulation} = \frac{\Delta V_o \text{ for a 1% change in } V_S}{V_o} \times 100\%$$

D) Load effect = ΔV_o for $\Delta I_{L(\text{max})}$

$$\text{Load regulation} = \frac{\Delta V_o \text{ for } \Delta I_{L(\text{max})}}{V_o} \times 100\%$$

Transistor

$$I_E = I_B + I_C, \quad I_{BE} = \begin{cases} 0.3V & \text{for } \text{Si} \\ 0.7V & \text{for } \text{Ge} \end{cases} \quad V_{CE} = 3 \text{ to } 20V$$

$$I_C = \alpha I_E + I_{CEO} = \frac{\alpha}{1-\alpha} I_E = \beta I_E + I_{CEO}$$

$$I_{CEO} = (1+\beta) I_{CEO}$$

$$\text{h}_{fb} = \alpha = \frac{I_C}{I_E}, \quad \beta = \frac{I_C}{I_B} = h_{fe}, \quad \gamma = \frac{I_E}{I_B} = h_{re}$$

$$\alpha = \frac{\beta}{1+\beta}, \quad \beta = \frac{\alpha}{1-\alpha}, \quad \gamma = 1+\beta, \quad \beta = \gamma - 1$$

$$\alpha = \frac{\gamma - 1}{\gamma}, \quad \gamma = \frac{\beta}{\alpha}$$

$$R_i = \frac{\Delta V_{in}}{\Delta I_{in}} \quad | \quad V_{out} = \text{constant}$$

$$R_o = \frac{\Delta V_{out}}{\Delta I_{out}} \quad | \quad I_{in} = \text{constant}$$

$$P_{D(1M)}(T_2^{\circ}\text{C}) = P_{D(70\text{A})}(T_1^{\circ}\text{C}) - DF(T_2 - 25)$$

$$A_v = \frac{V_{out}}{V_{in}}$$

$$0 \leq \alpha \leq 1 \quad , \quad \beta > 1$$

BJT BiasingStabilizing factor

$$S = \frac{dI_c}{dI_{C0}} \text{ at constant } I_{C0} \text{ & } \beta$$

$$V_{BE} = \begin{cases} 0.3V \text{ for } Ge \\ 0.7V \text{ for } Si \end{cases}, \quad V_{CE} = \begin{cases} 0.5V \text{ for } Ge \\ 1V \text{ for } Si \end{cases}$$

DC Load Line End Points

$$A(V_{CE}, 0) = A(V_{CC}, 0), \quad B(0, I_C) = B(0, \frac{V_{CC}}{R_C})$$

Bal. - bias

<u>Design of Bal. - bias</u>	
$I_B = \frac{V_{CC} - V_{BE}}{R_B}$	$R_B = \frac{V_{CC} - V_{BE}}{I_B}$
$I_C = h_{FE} I_B = \beta I_B$	$I_C = \frac{I_B}{h_{FE}}$
$V_{CE} = V_{CC} - I_C R_C$	$R_C = \frac{V_{CC} - V_{CE}}{I_C}$

$$\textcircled{Q} \text{ Point } (V_{CE}, I_C), \quad S = 1 + \beta$$

Voltage - dividerApproximate method

$$I_2 = \frac{V_{CC}}{R_1 + R_2}$$

$$V_B = \frac{V_{CC}}{R_1 + R_2} R_2$$

$$V_E = V_B - V_{BE}$$

$$I_E = \frac{V_B - V_{BE}}{R_E}$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E), \quad V_C = V_{CC} - I_C R_C \quad \textcircled{Q} \quad V_{CE} + V_E$$

Exact method

$$V_T = \frac{V_{CC}}{R_1 + R_2}, \quad R_T = \frac{R_1 R_2}{R_1 + R_2}, \quad I_B = \frac{V_T - V_{BE}}{R_T + R_E(1 + h_{FE})}$$

$$I_C = h_{FE} I_B, \quad V_{CE} = V_{CC} - I_C R_C - I_E R_E, \quad V_E = I_E R_E$$

$$V_C = V_{CE} + V_E = V_{CC} - I_C R_C, \quad V_B = V_{CE} + V_E$$

Design of Voltage-divider

$$I_2 = \frac{I_C}{10}, \quad V_E \gg V_{BE}, \quad R_E = \frac{V_E}{I_C}, \quad R_2 = \frac{V_B}{I_2}, \quad R_1 = \frac{V_{CC} - V_B}{I_2}$$

$$R_C = \frac{V_{CC} - V_{CE} - V_E}{I_C}$$

Q-point

$$\text{Q}(V_{CE}, I_C)$$

Stability factor

$$S = \frac{1 + \beta}{1 + \beta \left(\frac{R_E}{R_E + R_{TH}} \right)}$$

Base-biasPercentage change in I_C .

$$\Delta I_C (\%) = \frac{I_C(T_2^\circ C) - I_C(T_1^\circ C)}{I_C(T_1^\circ C)} \times 100$$

Percentage change in V_{CE}

$$\Delta V_{CE} (\%) = \frac{V_{CE}(T_2^\circ C) - V_{CE}(T_1^\circ C)}{V_{CE}(T_1^\circ C)} \times 100$$

Introduction to Operational amplifiers

$$\textcircled{1} \quad V_o = A_d V_d + A_{CM} V_{CM} \quad \textcircled{2} \quad A_d V_d \left(1 + \frac{1}{CMRR} \frac{V_{CM}}{V_d} \right)$$

$$V_d = V_1 - V_2, \quad V_{CM} = \frac{V_1 + V_2}{2}$$

$$\textcircled{3} \quad A_d(\text{dB}) = 20 \log_{10}(A_d), \quad A_d = \frac{V_o}{V_d} = \frac{V_o}{V_1 - V_2}$$

$$A_{CM}(\text{dB}) = 20 \log_{10}(A_{CM}), \quad A_{CM} = \frac{V_o}{V_{CM}} = \frac{V_o}{(V_1 + V_2)/2}$$

$$\textcircled{4} \quad CMRR = \frac{A_d}{A_{CM}}, \quad I_{i,o} = |I_1 - I_2|, \quad I_{i,b} = \frac{I_1 + I_2}{2}$$

$$\textcircled{5} \quad SR = \left. \frac{dV_o}{dt} \right|_{\text{max}} = (2\pi V_m) f_{\text{max}} = V_m (L_{\text{max}}) \quad \textcircled{6} \quad f_{\text{max}} = \frac{SR}{2\pi V_m}$$

$$\textcircled{7} \quad L_{\text{max}} = \frac{SR}{V_m}$$

$$\textcircled{8} \quad SVRR (\text{PSRR}) = \frac{\Delta V_{i,o}}{\Delta V}$$

Virtual Ground concept: $V_1 = V_2$

$$\textcircled{9} \quad \text{Voltage follower} \quad V_o = V_i, \quad A_V = 1 = \frac{V_o}{V_i}$$

Inverting amplification

$$V_o = -\left(\frac{R_f}{R_i}\right) V_i, \quad A_V = \frac{V_o}{V_i} = -\frac{R_f}{R_i}$$

Non-inverting amplification

$$V_o = \left(1 + \frac{R_f}{R_i}\right) V_i, \quad A_V = \frac{V_o}{V_i} = 1 + \frac{R_f}{R_i}$$

Inverting summer

$$V_o = -\left(\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \dots + \frac{R_f}{R_n} V_n\right)$$

ii) Non-inverting Summ.

$$V_o = \frac{(1+R_f/R)}{(1+R_1/R_2)} V_1 + \frac{(1+R_f/R)}{(1+R_2/R_1)} V_2$$

iii) Subtractor

$$V_o = V_2 - V_1 \quad \text{at} \quad \frac{R_f}{R} (V_2 - V_1)$$

iv) Differentiator

$$V_o = -RC \frac{dV_i}{dt}$$

v) Integrator

$$V_o = -\frac{1}{RC} \int_0^t V_i dt + V_o(0)$$

vi) Total gain of a circuit consisting of two circuit with gain $A_1 < A_2$ is,

$$A = A_1 A_2$$

vii) Input currents of an op-amp.

$$I_1 = I_{ib} + \frac{I_{io}}{2} \quad I_2 = I_{ib} - \frac{I_{io}}{2}$$

$$V_1 \xrightarrow{i} I \xleftarrow{C} V_2 \quad i = C \frac{d(V_1 - V_2)}{dt}$$

- ① NOT gate, AND gate, OR gate, NAND gate, NR gate
- $$Y = \bar{A} \quad Y = AB \quad Y = A+B \quad Y = \bar{A}\bar{B} \quad Y = \bar{A}+\bar{B}$$

EX-OR gate EX-NOR gate

$$Y = \bar{A}B + A\bar{B} \quad Y = \overline{\bar{A}\bar{B}} + A\bar{B}$$

$$\overline{\overline{\bar{A}\bar{B}} + A\bar{B}} \quad \overline{\overline{A\bar{B}} + \bar{A}\bar{B}}$$

- ② Boolean laws

$$1. A = A, 0 \cdot A = 0, A \cdot A = A, A \cdot \bar{A} = 0, A \cdot B = B \cdot A$$

$$(AB)C = A(BC), A+BC = (A+B)(A+C), A(A+B) = A$$

$$0+A = A, 1+A = 1, A+A = A, A+\bar{A} = 1, A+B = B+A,$$

$$(A+B)+C = A+(B+C), A(B+C) = AB+AC, A+AB = A.$$

$$\bar{\bar{A}} = A, \bar{0} = 1, \bar{1} = 0$$

- ③ De-Morgan's Law

$$\overline{A+B+C+D+ \dots + N} = \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \bar{D} \cdot \dots \cdot \bar{N}$$

$$\overline{ABCDEF \dots N} = \bar{A} + \bar{B} + \bar{C} + \bar{D} + \dots + \bar{N}$$

- ④ Half adder

$$\text{Sum}, S = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Carry}, C = AB$$

- ⑤ Full adder

$$\text{Sum}, S = A \oplus B \oplus C_{in} = (\bar{A}B + A\bar{B})C_{in} + (\bar{A}\bar{B} + A\bar{B})C_{in}$$

$$\text{Carry}, C_{out} = (A \oplus B)C_{in} + AB = (\bar{A}B + A\bar{B})C_{in} + AB$$

② Rule to be followed to Simplify the Boolean expression

Rule 1: ① Convert POS (Product of sum) term to SOP (Sum of Product) [If no complement ② a complement or 'not' logic expression is present]

③ If complement is present for few terms: Use demorgan's law, then follow Rule 1 ④

Rule 2: ① Use Boolean algebra laws.

② If any common variables are there among few terms
③ all the terms, then take it outside

④ Repeat Rule 2 ⑤

⑥ Rule to be followed to implement using only NAND gate

Step 1: Follow the above Rule (1 to 2)

Step 2: ① Make rule no 't' is present (only '•' is allowed)

② If 't' (OR) is present, Use the rule $A+tB = \overline{A} \cdot \overline{B}$ (Ex: $\overline{A} + B = \overline{\overline{A}} \cdot \overline{B}$)
such as $\overline{\overline{A}} = A$ & Demorgan's Law.

③ Make rule we have one full complement for the whole expression is present. If not put double bar
 $(\because A = \overline{\overline{A}})$

④ Rule to be followed to implement using only NOR gate

Follow the above two steps [with 't' replaced by '•'
& '•' replaced by 't']

① $0 \cdot A @ 0 \cdot B = 0$

② $1 + A @ 1 + B = 1$

③ NAND gate Latch

$$\bar{S} = \bar{R} = 1, Q = NC, \bar{S} = \bar{R} = 0, Q = \bar{Q} = 1 \text{ (Invalid)}$$

$$\bar{S} = 0 (\bar{R}=1) Q = Sct, \bar{R} = 0 (\bar{S}=1) Q = Reset$$

④ NOR gate Latch


$$R = S = 0, Q = NC, R = 1 (S=0), Q = Reset$$

$$R = 0 (S=1), Q = Sct, R = S = 1, Q = \bar{Q} = 0 \text{ (Invalid)}$$

⑤ RS Flip-flop

$$R = S = 0, Q = NC, R = 1 (S=0), Q = Reset$$

$$R = 0 (S=1), Q = Sct, R = S = 1, Q = \bar{Q} = 1 \text{ (Invalid)}$$



⑥ Clocked RS Flip-flop using NAND gates

$$CLK = 0, S = X, R = X, Q = NC$$

$$CLK = 1, S = R = 0, Q = NC$$

$$CLK = 1, S = 0 (R=1), Q = Reset$$

$$CLK = 1, S = 1 (R=0), Q = Sct$$

$$CLK = 1, S = R = 1, Q = \bar{Q} = 1 \text{ (Invalid)}$$

⑦ Clocked RS Flip-flop using NOR gates

$$CLK = 0, S = X, R = X, Q = NC$$

$$CLK = 1, S = R = 0, Q = NC$$

$$CLK = 1, S = 1 (R=0), Q = Sct$$

CLIC = 1, S = 0 (R=1), Q = Reset

CLIC = 1, S = R = 1, Q = $\bar{Q} = 0$

Microcontroller

$$\text{Step angle} = \frac{360}{\text{Number of steps per revolution}}$$

$$\text{RPM} = \frac{60 \times \text{steps per second}}{\text{steps per revolution}}$$

① Height of antenna.

$$h = \frac{\lambda}{4} = \frac{c/f}{4} \quad [c@V = b\lambda]$$

② Message signal.

$$m(t) = V_m \sin \omega_m t$$

③ Carrier signal.

$$c(t) = V_c \sin \omega_c t$$

④ AM

Amplitude of AM Wave.

$$A(t) = V_c + K_a V_m \sin \omega_m t = V_c + K_a m(t) \quad (\text{Let } K_a = 1)$$

AM Wave:

$$v(t) = V_c \sin \omega_c t + \frac{V_m}{2} \cos(\omega_c - \omega_m)t - \frac{V_m}{2} \cos(\omega_c + \omega_m)t$$

Modulation Index:

$$M = \frac{V_m}{V_c}, \quad (0 \leq M \leq 1) \quad m = \frac{V_{max} - V_{min}}{V_{max} + V_{min}}$$

Bandwidth: $BW = 2f_m \text{ (Hz)} @ 2\omega_m / \pi @ V_{USB} - V_{LSB}$

Total Power: $P_t = P_{car} \left(1 + \frac{M^2}{2}\right), \quad P_{car} = \frac{V^2}{2R}$

Modulation index in terms of $P_t \leq P_{car}$ (or $I_t \leq I_{car}$) or V_t & V_{car} :

$$M = \sqrt{2 \left(\frac{I_t}{I_{car}} \right)^2 - 1} = \sqrt{2 \left(\frac{V_t}{V_{car}} \right)^2 - 1} = \sqrt{2 \left(\frac{P_t}{P_{car}} - 1 \right)}$$

$$\textcircled{1} \quad I_t = I_{car} \sqrt{1 + \frac{M^2}{2}} \quad \textcircled{2} \quad V_t = V_{car} \sqrt{1 + \frac{M^2}{2}}$$

$$\textcircled{3} \quad I_{car} = \frac{I_t}{\sqrt{1 + \frac{M^2}{2}}} \quad \textcircled{4} \quad V_{car} = \frac{V_t}{\sqrt{1 + \frac{M^2}{2}}}$$

Minimum & maximum amplitude $V_{min} = V_c - V_m, \quad V_{max} = V_c + V_m$

Modulation index when a carrier is AMPLitude modulated by several waves:

$$M_t = \sqrt{M_1^2 + M_2^2 + \dots + M_n^2}$$

$$P_t = P_{car} \left(1 + \frac{M_t^2}{2} \right)$$

Transmission efficiency

$$\eta = \frac{M^2}{2 + M^2}$$

Time constant

$$\frac{2\pi}{\omega_c} \ll R_C \ll \frac{2\pi}{\omega_m}$$

Amplitude of USB & LSB

$$V_{USB} = \frac{M V_c}{2} = V_{LSB} =$$

LSB & USB

$$LSB = f_c - f_m, \quad USB = f_c + f_m$$

Detected envelope

$$V_d = V_c + M V_c \sin \omega_m t \\ \Rightarrow V_d = V_m \sin \omega_m t$$

5) FM

Instantaneous frequency of FM wave.

$$f_i = f_c (1 + K_f V_m \cos \omega_m t) = f_c \pm K_f f_c V_m$$

Angular frequency.

$$\omega_i = \frac{d\theta_i}{dt}$$

$$\begin{array}{l} \text{Frequency sensitivity} \\ @ \\ \text{Deviation constant} \\ K_f = K_f f_c \end{array}$$

Frequency deviation

$$\Delta f = K_f V_m$$

$$\Delta f = K_f f_c V_m$$

FM Wave.

$$V(t) = V_c \cos [2\pi f_c t + \beta \sin(2\pi f_m t)]$$

(1)

$$V(t) = V_c \sin [2\pi f_c t + \beta \cos(2\pi f_m t)]$$

Modulation index (Modulation factor) (Phase deviation of FM)

$$\beta = \frac{\Delta f}{f_m} @ \frac{\Delta \omega}{\omega_m} : \beta > 1$$

$$\underline{\text{BD}} \quad \underline{\text{BD}} = 2(\Delta f + f_m) = 2\Delta f \left(1 + \frac{1}{\beta} \right) = 2f_m(\beta + 1) \\ = 2\beta f_m + 2f_m$$

Instantaneous Phase

$$\theta_i = \omega_c t + \beta \sin(2\pi f_m t)$$

PMInstantaneous Phase of PM wave

$$\theta_i = \omega_c t + M_p \cos \Omega_m t$$

PM wave

$$V(t) = V_c \cos [2\pi f_c t + M_p \cos(2\pi f_m t)]$$

Modulation Index

$$M_p = K_p V_M$$

~~$$BL = 2f_m(1+M_p) = 2f_m(1+K_p V_M)$$~~

Transducer

① Resistance (DC resistance) of any metal is.

$$R = \frac{\rho L}{A}$$

② Resistance of resistance thermometer at $T(^{\circ}C)$ is.

$$R_T = R_0 (1 + \alpha T), \quad R_0 \rightarrow \text{Resistance at } 0^{\circ}\text{C}$$

$T \rightarrow \text{Temperature in } ^{\circ}\text{C}$

$$\alpha = \frac{1}{\Delta T} \frac{\Delta R}{R_0}$$

③ Self-heating Coefficient.

$$E = \frac{\Delta t}{R_T I^2}$$

④ Resistance of thermistor at $T(K)$

$$R = R_0 e^{B \left(\frac{1}{T} - \frac{1}{T_0}\right)} \approx R_0 e^{B/T}$$

⑤ Output Voltage of LVDT is.

$$V_o = V_{o1} - V_{o2}$$

Q) Output voltage of Piezoelectric transducer

$$V_o = \frac{g t F}{A} = g t P \quad (g = \frac{k}{t})$$